

HARDWARE IMPLEMENTATION OF DIVERSITY SCHEME FOR MIMO COMMUNICATION

Angela DARIE , Ion BOGDAN

“Gheorghe Asachi”, Technical University, Dept. Telecommunications, Iasi
Blvd. Carol I nr.11, adarie@etti.tuiasi.ro, bogdani@etti.tuiasi.ro

Abstract: Because of the tremendous growth of wireless communication and the demand for faster communication, new applications have developed such as broadband wireless Internet access. To cope this demand for increased capacity, multiple antennas can be used for improving the performance of wireless communication systems. The aim of this paper is to implement a simple multi-antenna scheme, a 2x1 Alamouti code, on a Xilinx FPGA connected via UART to an Iris mote. Our focus is to make a practical testing for MIMO system within indoor environment using external peripherals of Iris mote and communication protocols. To accomplish this, the Iris platform has to be configured to run over I2C to the class Spartan 3E board, and the Spartan’s UART port is utilized to issue Iris radio communication stack.

Keywords: FPGA, MIMO, Iris mote, radio communication.

I. INTRODUCTION

Multi-antenna transmission schemes, using multiple antennas at the transmitter and/or receiver and the associated coding techniques have been proposed as a way to meet the demand for increased capacity and the performance of wireless communication systems. Multiple antennas have the capacity to increase communication data rates by 10-20 times above current system data rates. To have reliable wireless communications it is useful to use more channels, which in multi-antennas system these individual channels are not quite separate transmission channels. These systems use multipath propagation to provide independent channels even though the radio signals are being sent across the same transmission environment. Unfortunately, the wireless environment is characterized by time-varying multipath propagation. The most efficient way to mitigate fading effect in a wireless system is transmitter power control but the problem with this approach is the dynamic range. Another technique are time and frequency diversity, which have been applied to base station in order to improve their reception quality.

There are some interesting approaches for transmit diversity that have been suggested, but the technique proposed by Alamouti is the scope of this article. The Alamouti scheme improves the signal quality at the receiver by simple processing across two transmit antennas. This is done without feedback from the receiver to the transmitter and requires no bandwidth expansion. So, with small computation complexity, the transmit diversity scheme can improve the error performance, data rate or capacity of wireless systems. In other words the new scheme, with small computation complexity, is effective in all of the applications where system capacity is limited by multipath fading.

The objective of the project is to present a hardware implementation of a wireless communication system based on Alamouti’s transmit diversity technique using two transmit antennas and one receive antenna. The reason for wanting such a system is to be able to make a practical testing of MIMO systems. This system uses programmable logic components as FPGAs (field programmable gate array) which offers a high performance hardware alternative and can be reprogrammed to perform different tasks. The radio modules are based on IRIS mote which is a product fabricated and distributed by Crossbow Technology. These chips are used on the FPGA as radio transmitters and receivers.

II. SYSTEM ARCHITECTURE

The system includes two transmitters and a receiver each equipped with two Iris motes separated by a wireless channel. The relationship between the transmitted and received signals is:

$$r = Hs + n \quad (1)$$

where H is the channel matrix, s is the transmitted signal vector, r is the received signal vector and n is the noise vector. There are some assumption made for the designed system concerning the fading and inputs which are constant for the duration of the encoding process, two consecutive symbols. As an optimization, the input bits are modulated into symbols of real and imaginary and these numbers and integers. The receiver is assumed to have knowledge of the channel experienced by the signal. That way the design needs a Maximum Likelihood detector and a channel estimator. A way of implementing the channel estimator is to multiply a matrix




Figure 4. Output of the estimated signals at the receiver

SPARTAN 3E

The Spartan board is a versatile device with many options. For our project it is possible to use only one of the two jumpers interfaces, J1 or J2, both configured for I²C communication, and both UARTs configured for Iris (the latest generation of motes from Crossbow Technology[3]). We have to create extension cables from Hirose 51-pin expansion connector on the motes to the Spartan board. We also have the flexibility of using either of the UART ports, as the cable connection for connecting to the mote devices is a female and our serial cables for connecting to the computer is a male. Because we decided to do serial transmission we also have to do a choice regarding the type of communication. Now, if we are using synchronous communication means to share the same clock between the mote and FPGA. Therefore the FPGA rate must be slowed because the mote has a 8 Mhz oscillator and the Spartan 3E operates at 50 Mhz oscillator.

The FPGA is the main processing component under the control of a Picoblaze processor on the Spartan board. Further, we use a terminal emulator, such as Hyperterminal, to download SPI Flash programming data via the PC's serial port to the FPGA[1].

INTERFACING FPGA WITH IRIS MOTE

The second testing platform (fig. 5) is a small device which belongs from a Wireless Sensor Network developed by Crossbow, equipped with an RF transceiver, a battery, multiple sensors and typically a small microcontroller. The transceiver enables communication with other nodes and base station while the microcontroller controls the communication and gives the nodes local data processing ability. The part which will be used is a 2.4 GHz radio transceiver module integrated with a Atmega1281 micro-controller and it's used to establish communication between the link parts.

The mote software is a free and open source operating system (TinyOS) and support platform developed specifically

for wireless networks. It's written in nesC programming language and provides a common set of commands and libraries that can be used on multiple hardware platforms.




Figure 5. Block diagram of the Iris

The project plan is summarized in fig.6 and involves testing all the components as a system to verify that it performs the required task. First of all, at the transmitter part, the Alamouti diversity scheme implemented in VHDL is downloaded on the FPGA. Further, the mote connected with the FPGA expects a sample when is ready to send data.

The mote it will be programmed to receive and transmit data before it is connected to the Spartan 3E platform. This initial programming allows the mote to communicate with the other mote and also with the FPGA module. Initially the mote will be connected to the mib520 module (which acts as a master node for motes) developed also by Crossbow and further will be programmed to enable communication with other mote through radio channel. On the receiver it is configured as required, gathered data from the transmitter's mote is passed into the microcontroller of the receiver mote and further transferred to the FPGA.




Figure 5. Dataflow of the communication process

III. CONCLUSIONS

In this paper has been proposed a hardware implementation of a wireless communication system based on Alamouti's transmit diversity technique using two transmit antennas and one receive antenna. The reason for wanting such a system is to be able to make a practical testing of MIMO systems within indoor environments using FPGAs and Iris mote.

First milestone was to code and verify using VHDL the functionality of the two transmit antenna and one receive antenna with the encoding and decoding algorithm. The encoder from the transmitter design does not increase significantly complexity since the only operation the Alamouti

encoder makes on modulated signals is the negation of either real or imaginary part of a symbol. The output are two streams of modulated symbols which are downloaded in FPGAs each driving a separate antenna. The receiver's design implied more complexity since the Alamouti decoder implemented complex multipliers meaning an amount of resources on the FPGA. Therefore this work proved it is feasible to implement an Alamouti code on the FPGAs.

ACKNOWLEDGMENT

This paper was realised with the support of BRAIN "Doctoral scholarships as an investment in intelligence" project, financed by the European Social Found and Romanian Government.

REFERENCES

- [1] Spartan 3E FPGA Starter Kit Board User Guide [Online] Available: <http://www.xilinx.com/>.
- [2] TynyOS Technology Exchange UC Berkeley [Online] Available: www.tinyos.net.
- [3] Crossbow. (2005) Crossbow technology inc. Crossbow. [Online] Available: <http://www.xbow.com/>
- [4] Philip Levis, "TinyOS Programming", June 2006.
- [5] S.M. Alamouti, *A simple transmit Diversity for Wireless Communication*, IEEE Select Areas in Communication, vol.16 8, Oct 1998.
- [6] Justin Davis, Robert Reese, *Finite State Machine Datapath Design, Optimization and Implementation*, 2008.
- [7] Ian Griffiths, *FPGA Implementation of MIMO Wireless Communication System*, thesis Nov.2006.