

## REVIEW OF CURRENT STRAINED SILICON NANOSCALE MOSFET STRUCTURES

Amit CHAUDRY<sup>1</sup>, Garima JOSHI<sup>2</sup>, J. N. ROY<sup>3</sup>, and D.N. SINGH<sup>4</sup>

<sup>1,2</sup>, Panjab University, Chandigarh, India Ph: +91172-2541242, Email: amit\_chaudhry01@yahoo.com

<sup>3</sup>Solar Semiconductor Private Limited, Hyderabad, India ([jatin.roy@solarsemiconductor.com](mailto:jatin.roy@solarsemiconductor.com)).

<sup>4</sup>Indosolar Pvt. Ltd, New Delhi, India

**Abstract:** Improvement in performance of Si- Metal Oxide Semiconductor Field Effect Transistors (MOSFET) through scaling is very difficult due to the several physical phenomenon mainly non classical in nature at nanometer scales. In this paper, an attempt has been made to give a detailed review of strained silicon technology so far developed since its inception. Various biaxial and uniaxial strained (MOSFET) structures have been studied. The advantages, disadvantages, physics and fabrication process of these structures have also been outlined and reviewed critically. The review indicates that this technology is very much required in nanoscale MOSFETs due to its several potential benefits over the conventional bulk technology. The paper also provides the insight of how the use of various techniques such as relaxed SiGe, graded SiGe, strained silicon on insulator (SSOI), silicon germanium on insulator (SGOI) and various other hetero-structures help in providing improved performance.

**Keywords:** Uniaxial strain, Biaxial strain, Mobility, SiGe, strained silicon technology, strained silicon on insulator, Hetero-structures.

### I. INTRODUCTION

As projected by the Moore's law that has governed the production of semiconductor industry for past six decades, the feature size of transistor has been reduced to below 100nm. With such small feature sizes in high volume production and under development, still conventional silicon (Si)- MOSFET technologies are now leading the field of nanotechnology. As the transistor gate length drops to 45 nm and below and the gate oxide thickness drops to 1 nm [1, 2], physical limitations, such as off-state leakage current and reduction in drive currents, make geometric scaling an increasingly challenging task. It is believed that conventional complementary metal oxide semiconductor (CMOS) is reaching its scaling limits and to extend Moore's law to the field of nanoelectronics, new materials and/or new innovations on CMOS structures are needed. One of the approaches is to increase the carrier mobility in the active region of the device by introducing strain. Starting with the 90-nm technology generation, mobility enhancement through uniaxial process-induced-strained Si has emerged as the next scaling vector being widely adopted in logic technologies [3]. Presently with the 65nm logic technology in volume production and 45 nm and 32 nm under development, all featuring strained Si state-of-the-art technology, Moore law is found to still be valid in the nanoelectronics era for the foreseeable future. The strained silicon technologies are still at research phase and very few commercially viable devices have been produced. Moreover, a combined study of the strained silicon devices and their physics and their suitability at various technology nodes at nanoscale has not been reported yet in the existing literature of strain technology across the wide domain of microelectronic community.

In this paper, various structures of strained silicon

MOSFETs which have evolved with time since the inception of strain technology have been studied. These structures have been thoroughly reviewed and their comparative analysis has been done to predict the suitability of various devices at various technology nodes especially at nanometer scales.

### II. HISTORY OF STRAINED SILICON TECHNOLOGY

The influence of strain on the mobility of intrinsic silicon was first observed in 1954 by C.S Smith [4]. The origin of strained Si film grown on relaxed SiGe can be traced to the 1980s [5]. While strain effects were not largely exploited, it was in the early 1990s that the strain was once again revived at Massachusetts Institute of Technology (MIT), USA on process-induced and biaxial strain [5]. In 1992, the first n-channel MOSFET with a strained Si channel exhibiting a 70% higher mobility was demonstrated [6, 7]. The commercial adoption of strain technology was followed in 90 nm technology node by all major semiconductor companies like AMD, Integrated Electronics (Intel), International business machines (IBM). While IBM and AMD adopted strained-Si with their silicon on insulator (SOI) technology, Intel went ahead with strained Si on bulk Si MOSFET [8]. Table 1 shows the important milestone in development of strained silicon technology. It depicts that the first strained Si MOSFET in submicron technology was developed in 1998 subsequent to development of SiGe and strained Si MOSFET. The strained silicon at the 65-nm node and 45 nm were introduced in year 2005 and 2007 respectively [9]. The 32nm technology node features enhanced channel Strain with high-k along with metal-gate transistors.

Understanding and features of various structures with strained silicon in nanoscale regime is required. This is because every current research deals with a particular structure and a thorough review of all the structures

developed so far since the inception of the strained silicon technology is still desired to be done.

S.No.	Milestone	Year
1.	First investigation of the bandgap of unstrained SiGe alloys	1958
2.	First Si MOSFET	1960
3.	Concept of critical thickness for epitaxial strained layers	1963
4.	First oxidation study of SiGe	1971
5.	First growth of SiGe strained layers	1975
6.	First stability calculations of SiGe strained layers	1985
7.	First measurements of energy bandgap in SiGe strained layers	1985
8.	First step graded relaxed SiGe substrate	1988
9.	First SiGe gate CMOS technology	1990
10.	First SiGe pMOSFET	1991
11.	First SiGe pMOSFET on SOI	1993
12.	First strained Si pMOSFET	1993
13.	First strained Si nMOSFET	1994
14.	First SiGe pFET on SOS	1997
15.	First submicron strained Si MOSFET	1998
16.	First vertical SiGe pFET	1998
17.	First strained Si CMOS technology	2002
18.	Strained Silicon at 90nm Technology node [Intel]	2003
19.	Strained silicon at the 65-nm node provided a 15 to 20 % improvement in drive current compared with the 90-nm node.	2005
20.	A 45 nm logic technology for the first time incorporates high-k + metal gate transistors.	2007

### III. TYPES OF STRESS

Stress produces strain. Stress that shortens an object is called compressive stress while the one that lengthens an object is called tensile stress. Longitudinal tensile strain (strain along the channel, making it longer) allows electrons to move more quickly and smoothly, increasing the drive current and thus improving transistor-switching speed. These methods can be broadly classified into two different categories. These are a) substrate-induced strain introduced globally over the entire substrate in two directions (biaxial) and b) local strain arising from different processing steps or producing strains in some parts of MOSFET in only one direction (uniaxial) [10].

#### A. Biaxial or Global Strain

Global strain or substrate strain can be induced by doping germanium (Ge) in Si. The larger lattice constant

of Ge produces strain in silicon lattice. Si and Ge having a lattice mismatch of about 4.2% can be combined together to form a SiGe alloy, the lattice constant of which lies between those of Si and Ge. Due to the lattice mismatch between Si and Ge atoms, tensile biaxial stress is generated [11].

#### B. Uniaxial or local Strain

Another approach to develop a strain in the channel is by SiGe deposition on the active regions beside the channel. This approach has been called the local-strain technology. Local strain is incorporated during the transistor fabrication process. The strains induced during transistor processing are typically uniaxial and are incorporated via tensile/compressive capping layers or recessed epitaxial film deposition in the source-drain regions. These processes are generally not universal in their implementation and need to be tailored to a




Fig 1: Comparison of biaxial and uniaxial strain [14]

particular transistor integration scheme. Uniaxial strain is caused by depositing tensile silicon nitride capping layer on the MOSFET device structure [12]. This approach is useful for the NMOS devices whereas for PMOS devices, the compressive strains are produced from the SiGe source and drains in the channel. As a result, the channel stress becomes dependent on the polysilicon gate. The lattice mismatch in the hetero-layer compresses the silicon lattice, which consequently compresses the device channel. Even the introduction of germanium in the source and drain of the MOSFET causes uniaxial strain in the direction parallel to the channel [15].

### C. Comparison of Uniaxial and Biaxial Strain Physics.

Fig 1 shows the comparison of uniaxial and biaxial strain. The strain is a very useful parameter in devices as carrier mobility significantly increases by altering the band structure at the channel. The alteration of band structure in the channel layer provides lower effective mass and also suppresses intervalley scattering which is a prime cause of enhancement of carrier mobility and the drive current. The conduction band splitting has been shown in Fig.1. Each energy level of silicon is composed of six equal energy valleys in three dimensions. In inversion layers, these six valleys are split into two fold out of plane valleys located at the  $k_z$  axes (001) direction and four fold in-plane valleys in  $k_x$  (010) direction and  $k_y$  axes (100) direction. The electrons in all these conduction valleys have transverse mass ( $m_t = 0.19m_0$ ) and longitudinal mass ( $m_l = 0.916m_0$ ). Clearly  $m_l > m_t$ . In the two fold valleys, the electrons have transverse mass parallel to the MOSFET Si/SiO<sub>2</sub> interface and longitudinal mass perpendicular to the interface. On the other hand, in four fold valleys, the electrons have transverse mass perpendicular to the MOSFET Si/SiO<sub>2</sub> interface and longitudinal mass parallel to the interface. When a tensile strain parallel to the MOS interface (100) is applied (biaxial strain along  $k_x$  and  $k_y$ ), the  $\Delta_2$  valleys and  $\Delta_4$  valleys are split up into lower and higher energy valleys. This band alteration gives an alternate lower site for electrons to reside i.e.  $\Delta_2$  valleys. The transverse effective mass of electrons in the lower energy valleys  $\Delta_2$  is lesser than the  $\Delta_4$  valleys in the direction parallel to the interface suitable for the flow of electrons from the source to drain. Due to this, the electron mobility increases [16]. Besides this, the intervalley phonon scattering between the lower and upper states is suppressed due to the strain induced larger energy difference. As per the publication by Mark Bohr, Intel has used uniaxial strain technique to enhance mobility at 90nm, 65nm and 45nm technology nodes [17].

Another difference is that the uniaxial strain is applied to individual devices will change with feature size whereas biaxial strain are applied at the wafer level do not change with device dimensions. This approach is easier to model, as the strain level remains the same for devices with different dimensions and does not change as design shrinks. According to development at Freescale Semiconductor, externally applied strain is less useful as the pitch drops, making biaxially strained-silicon on insulator (sSOI) structures more appealing [18]. Fig 2 clearly depicts the reduction in mobility in unstrained




Fig 2: Comparison of Mobility with various Strained Si techniques and Unstrained Si.

silicon MOSFET in sub 100nm regime and the enhanced mobility incase of various strained silicon techniques. Biaxial strain enhances the mobility by 1.8 times as depicted Rim et al [19-21].

## IV. UNIAXIAL STRAINED MOSFET STRUCTURE

As already discussed, uniaxial strain is generated by local structural elements near the channel region. It is also referred as process-induced strain (PIS). Electron and hole mobilities respond to stresses in different ways. Therefore, to improve both the electron mobility in n-channel MOSFETs (NMOS) and the hole mobility in p-channel MOSFETs (PMOS), different approaches for strain inducement in the p and n-channel transistor is needed.

One way of introducing uniaxial stress is with a help of thermal mismatch stress, which occurs when two materials with different coefficients of thermal expansion are heated, they expand/contract at different rates. During thermal processing, thin film materials like polysilicon, SiO<sub>2</sub>, silicon nitride expand and contract at different rates compared to the silicon substrate according to their thermal expansion coefficients [22]. This enhances electron mobility, thereby improving NMOS performance as shown in Fig 3(a).

The PMOS performance is enhanced by using selective SiGe layer as source/drain regions. The lattice mismatch in the hetero-layer compresses the silicon lattice, which consequently compresses the device channel as shown in Fig 3(b). These transistor structures introduced first at Intel's 90nm CMOS node. SiGe film embedded into source/drain SiGe film deposited by selective epitaxy induces large uniaxial compressive strain in channel. This strain leads to dramatic hole mobility enhancement [23].

## V. BIAxIAL STRAINED MOSFET STRUCTURES

### A. SiGe MOSFET

The global strain or biaxial strain on wafer level is mostly induced by the epitaxial growth of SiGe and Si layers. The lattice parameter of SiGe alloys increases with Ge concentration, the tensile strain is induced in a




Fig 3: Uniaxial strain at 90nm Technology node a) for NMOS (b) for PMOS

silicon layer epitaxially grown on top of the SiGe. The gradual increase of the germanium content in the silicon is called as graded silicon it causes relaxation in the SiGe layer [24]. This structure has been given in Fig 4. The introduction of Ge in Si substrates causes strain in the substrate and increases the mobility of carriers in silicon, but the problem is that the oxide of SiGe cannot be grown easily. This is because the SiGe decomposes at higher temperatures of oxidation and SiO<sub>2</sub> is formed instead of SiGeO<sub>2</sub>. Oxidation of SiGe yields a low quality dielectric layer since the oxygen reacts preferentially with Si, leaving un-reacted excess Ge near the oxide interface. This is the so called “snow-ploughing” effect [25]. The snow-ploughing of Ge also has deleterious effects in device isolation contributing to leakage current in the device for strained Si MOSFETs. So, the SiGe substrate cannot be used alone for the purpose. Second problem is that SiGe layers grown on a Si substrate exhibit changes in the valence band only. The structure is only favorable for enhancing hole mobility.

**B. Strained Si MOSFET**

In order to enhance mobility for both electrons and holes, conduction and valence band changes are required which is not possible in SiGe structure discussed above. The second structure is shown in Fig 5. In this, the silicon




Fig 4 : Silicon Germanium MOSFET

crystal is grown over strained and finally relaxed SiGe substrate using deposition techniques in the pseudo-morphed fashion i.e. same underlying morphology (features) to be continued in the above grown silicon. The strain in the SiGe continues in the silicon. This is called strained silicon technology. The silicon oxide can be easily grown over the strained silicon without much difficulty. This produces novel properties i.e. enhanced drain currents with lesser effects of inversion layer quantization and enhanced carrier mobility. Given the difficulty in creating SiGe single crystal substrates, the strained-Si top layer, upon which the transistor will be built, is grown on the relaxed-SiGe layer, which is termed as “virtual substrate”[26].

**C. Strained SiGe on Insulator Device Structure**

The third novel structure for strained silicon




Fig 5: Cross-sectional view of biaxially strained-Si-SiGe bulk-Si MOSFET

technology which came in year 2003 proposed by MIT, USA for 65nm technology node is the strained SiGe on insulator device structure is shown in Fig 6 [27]. It is a multilayer substrate device consisting of a lowly doped silicon substrate, a SiGe buffer, buried oxide, relaxed SiGe layer and a strained silicon thin layer over the top called as cap layer. This technology is a mixture of silicon on insulator and strained silicon technology.

In strained Si on insulator (SSOI) structures, the relaxed SiGe on insulator layer serves as a template for inducing tensile strain in the silicon layer. The SSOI structure has a number of advantages. It eliminates issues associated with SiGe during MOSFET processing, such as Ge up diffusion and enhanced diffusions of n-type dopants in SiGe.




Fig 6: Schematic of SSGOI MOSFET

*D. Germanium-free SSOI*

A novel Ge free SSOI structure that does not include a relaxed SiGe layer as shown in Fig 7, has been presented by Amber Wave Systems Corporation [28]. The relaxed SiGe layer has been removed because it adds to the total thickness of the semiconductor structure, making it difficult to consistently achieve the target thicknesses required for fully depleted SSOI device fabrication.

Thus, it becomes advantageous to eliminate the relaxed SiGe layer from SSOI structures targeted at fully depleted technologies. Germanium-free SSOI also eliminates undesirable qualities of Ge such as thermal instability and contamination by Ge diffusion during high temperature processes.




Fig. 7: Ge Free SSOI

*E. Hetero-structure MOSFET*

The final structure in current practice is the dual channel hetero-structures. High mobility strained-Si CMOS on relaxed SiGe virtual substrates has been





Fig 8: Single-channel Heterostructure

demonstrated for the 65 nm technology node by MIT, Microsystems Technology Laboratories [29]. Strained-SOI MOSFETs, with either a relaxed SiGe-on-insulator (SGOI) substrate or a strained-Si-on-insulator (SSOI) substrate [30], combine the benefits of two complementary technologies: a high mobility strained-Si channel and SOI architecture. In such a structure, as shown schematically in Fig 8, the strained-Si, grown on a relaxed- SiGe layer is a single-channel hetero-structures. It serves as both an electron and a hole channel under n-MOSFET and p-MOSFET operation, respectively.


To boost hole mobility significantly, which is of great interest for CMOS applications, one solution is to introduce a compressively strained-SiGe channel into the structure to serve as a hole channel, a structure referred to as 'dual-channel hetero-structure' (DH) in the literature [31, 32]. The schematic diagram in Fig 9(a) shows such a dual-channel strained-Si/strained-SiGe hetero-structure on relaxed-SGOI: a compressively strained-SiGe layer for the hole channel and a strained-Si layer for the electron channel, both grown on a relaxed- SiGe -on-insulator substrate which has low-to-medium Ge content [32]. In dual channel structures, the first SiGe layer is very thin and the interface between the buried oxide and the first SiGe layer is loose, the stress balance between the first and the second SiGe layers can lead to the tensile strain in the first SiGe layer and the resulting higher strain in strained Si layer. For comparison, Fig 9(b) shows a corresponding dual-channel strained-Si/strained-SiGe hetero-structure on a bulk-SiGe virtual substrate. The compressively strained-SiGe channel can provide much higher hole mobility enhancement than the strained-Si channel, making it possible for holes to have equal or higher mobility enhancement than electrons.

*F. Fabrication of SSOI substrates*

SSOI substrates can also be fabricated such that the strained-Si lies directly on the insulating substrate, with no underlying relaxed-SiGe layer. Separation by implanted oxygen (SIMOX) [33] is a popular technique



(a) Dual-channel strained-Si/strained-SiGe hetero-structure on relaxed-SGOI



(b) Dual-channel strained-Si/strained-SiGe hetero-structure on a bulk-SiGe virtual substrate.

Fig 9 (a) and (b): Dual Channel Hetero-structures [34]

for SOI fabrication, but unfortunately, is only applicable to SGOI fabrication for low Ge mole fractions (up to 18%). Wafer bonding is another technique for fabricating SGOI or SSOI, involving the bonding of wafers with SiGe films to insulating substrates. Table 2 gives the brief comparison of various biaxial strained silicon structure discussed so far.

A few widely employed techniques exist for accomplishing layer transfer of a thin film of material onto any desired substrate (fig 10): (a) back-side grinding, (b) grind and etchback, and (c) delamination via implantation. In these methods, a final polishing step is usually employed to smooth and thin the transferred layer. Huang et al. [35] used Smart-Cut to transfer relaxed-SiGe onto oxidized Si substrates. The defect density in the film is very low, the electrical properties are excellent, and the BOX quality is comparable with that of the original thermal oxide.


Table 2: Comparison of Various Biaxial Strained-Si Structures

S.No	Structure	Feature
1.	Substrate Strain	Causes tensile strain in channel, Enhances electron mobility only.
2.	Stained Si on Insulator (SSOI)	Combines strained Si and SOI. SOI advantages i.e. no latch-up and no leakage between devices, enhanced speed performance, low-power consumption.
3.	Ge free Silicon Germanium on Insulator (SGOI)	Germanium-free SSOI eliminates undesirable qualities of Ge i.e. thermal instability and contamination by Ge diffusion during high temperature processes.
4.	Dual channel Heterostructures on Bulk (DHOB)	Both electron and hole mobility enhancement
5.	Dual channel Heterostructures on insulator (DHOI)	Dual channel, electron and hole mobility enhancement, potential to scale the thickness into ultra thin regime, minimizes SCEs.


G. Supercritical Strained Silicon Technology

As discussed in previous sections strained-Si/SGOI have led to encouraging demonstrations of MOSFET mobility and current drive enhancement, but the presence of SiGe in the device region (above the buried oxide) leads to significant process integration challenges. Amber Wave Systems Corporation demonstrated the supercritical SSOI. In bulk strained-Si/SiGe it was essential to keep film thickness below the critical thickness for the onset of strain relaxation in order to avoid formation of misfit dislocations at the strained-Si/SiGe interface [36]. However, it was shown that even when critical thickness is exceeded by a factor of approximately 3 in SSOI MOSFETs, no source-to-drain leakage occurs. The explanation for this surprising result is that the misfit dislocations which appear for thickness less than critical

thickness are not present in the final SSOI wafer, since the strained-Si/SiGe interface has been removed [37]. In



(a)



(b)

Fig 10 (a) Misfit dislocations are present at strained-Si/SiGe Interface (b) SSOI structure depicts misfit dislocations are absent from SSOI, since the strained-Si/SiGe interface is no longer present.

addition, MOS mobility measurements for this supercritical film show no loss of enhancement compared to thinner films on bulk strained-Si/SiGe.

HOT (fig 11) composed of regions of Si (001) and Si (110), including tensilely strained Si (110). This provides a material that is both flexible and transferable, and suitable for high-performance CMOS.

TABLE 3 Reported biaxial and uniaxial structures implemented by various manufacturer [38].

S.No.	L <sub>g</sub> (nm)	Manufacturer	Strain Type
1.	150	Freescale/ TSMC/ SOITEC/IBM	Biaxial on SOI
2.	140	Intel	Global
3.	67	IBM	Global
4.	60	TSMC	Global
5.	45	Intel	Local
6.	40	Toshiba	Global




Fig 11: A schematic cross-section illustrating a basic structure of hybrid orientation technology (HOT) [39]

## VI. CONCLUSION

This paper gives the review of strained silicon technology. The uniaxial and biaxial structures proposed by both industry and academia via literature and patents have been reviewed. The main structures under biaxial category are relaxed SiGe, graded SiGe, strained SOI, SGOI and other various hetero-structures help in providing improved performance. On the other hand, the uniaxial technology is simple to implement and has already been used at sub 90nm technology, the main issue is it is non-uniform, the strain to individual devices will change with feature size on the other hand biaxial strain is pitch independent. Moreover, researchers have proposed the biaxial strain solution provided by SSOI as the key material for solving the integration issues raised at 45nm and below. It can be concluded from the paper review that dual channel hetero-structures on insulator (DHOI) technology has a potential to scale down MOSFET further towards nanoscale regime. Combining the advantages of SOI and strained silicon is the way to minimize process complexity, while achieving the performance gain in keeping with Moore's Law.

## ACKNOWLEDGMENT

The authors would like to thank Professor Renu Vig, Director, UIET, Panjab University, Chandigarh, India for providing excellent research environment to complete this work. Our sincere thanks go to Department of Information Technology, Government of India, New Delhi for providing grant and support under the grant 20(10), 2006-Nano, dated 20/10/2010. We wish to thank Ms Engswie Kang, University Teknologi, Johor, Malaysia for encouragement and useful discussions on the strained silicon technologies.

## REFERENCES

- [1]. S. Deleonibus, "NanoCMOS devices at the end and beyond the roadmap" *IEEE*, 2006.
- [2]. Subramanian S. Iyer et al, "Heterojunction Bipolar Transistors Using Si-Ge Alloys" *IEEE Transactions on Electron Devices*, Vol. 36, No. 10, Oct, 1989
- [3]. S. S. Mahato et al, "Strain Engineering for Future CMOS Technologies", *3rd International Conference on Computers and Devices for Communication (CODEC-06)*, Calcutta, 2006.
- [4]. K. Mistry, et al., "Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology," *Symposium on VLSI Technology Digest of Technical Papers*, pp. 50-51, 2004.

- [5]. Minjoo L. Lee et al, "Strained Si, SiGe, and Ge Channels for High Mobility Metal Oxide Field effect Transistors" *Journal of Applied Physics* Vol.97, 2005.
- [6]. T Ghani, et al , "A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors". *Technical Digest of the IEEE International Electron Devices Meeting*, Washington, pp. 978-980, 2003.
- [7]. M. Reichelet al, " Strained Silicon Devices", *Solid State Phenomena*, Vol. 156-158, pp 61-68, 2010.
- [8]. S Verdonckt Vanderbroek, F Crabbe, BS Meyerson, DL Hareme, PJ Restle, JMC Stork, and JB Johnson. SiGe channel heterojunction p MOSFET's. *IEEE Transactions on Electron Devices*, 1994.
- [9]. Luke Collin, "Silicon takes the Strain" *Special Report Microelectronics, IEEE Review*, December 2003
- [10]. Chidambaram PR et al, "Fundamentals of silicon material properties for successful exploitation of strain engineering in modern CMOS manufacturing". *IEEE Transaction on Electron Device*, 2006.
- [11]. F. Driussi a et al, "On the electron mobility enhancement in biaxially strained Si MOSFETs", *Solid-State Electronics* Vol.52.No. pp. 498-505, 2008.
- [12]. J. D. Cressler, "SiGe and Si Strained-Epitaxy for Silicon Heterostructure Devices", CRC Press.
- [13]. J. D Cressler and G Niu. "Silicon Germanium Heterojunction Bipolar Transistors". Boston, MA: Artech House, 2003.
- [14]. Min Chu, Yongke Sun, Umamaheswari Aghoram, and Scott E. Thompson, "Strain: A Solution for Higher Carrier Mobility in Nanoscale MOSFETs" *Annual Review of Materials Research*, Vol. 39: 203-229, Aug 2009.
- [15]. R Singh, DL Hareme, and MM Oprysko. Silicon Germanium Technology, Modeling, and Design. Piscataway, *IEEE Press*, 2004.
- [16]. Irisawa et al. "Electron transport properties of ultrathin-body and tri-gate SOI nMOSFETs with biaxial and uniaxial strain", *IEDM Tech Digest*, pp. 457-60, 2006.
- [17]. Mark Bohr, Intel Senior Fellow, "The Invention of Uniaxial Strained Silicon Transistors at Intel", Intel Corporation, Jan, 2007.
- [18]. F. Balestra, "New Semiconductor Devices" *International School of Semiconducting Compounds*, ACTA PHYSICA POLONICA Vol. 5, 2008.
- [19]. T. Mizuno, N. Sugiyama, T. Tezuka, T. Numata, T. Maeda, and S. Takagi, "Design for scaled thin film strained-SOI CMOS devices with higher carrier mobility", *IEDM*, pp 31-34, 2002.
- [20]. Xiang, "Strained silicon MOSFET having improved carrier mobility, strained silicon CMOS device, and methods of their formation", *Advanced Micro Devices*, Feb, 2005.
- [21]. Rim K, Chan K, Shi L, Boyd D, Ott J, Klymko N, et al. "Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs." *IEDM Technical Digest* pp. 49-52, 2003.
- [22]. Wang , et al., "Strained silicon MOSFET having silicon source/drain regions and method for its fabrication", *Advanced Micro Devices, Inc*
- [23]. Nayfeh HM, Leitz CW, Pitera AJ, Fitzgerald EA, Hoyt JL, Antoniadis DA. "Influence of high channel doping on the inversion layer electron mobility in strained silicon n-MOSFETs". *IEEE Electron Device Letter*, pp 248-50, 2003.
- [24]. Leonardo Gomez et al, "Enhanced Hole Transport in Short-Channel Strained-SiGe p-MOSFETs", *IEEE Transactions on Electron Devices*, Vol. 56, No. 11, 2009.
- [25]. S.H. Christiansena et al, "Strained silicon on insulator (SSOI) by waferbonding", *Solid-State Electronics*, pp.498-505, 2008.
- [26]. S. H. Olsen et al., "Impact of virtual substrate growth on high performance strained Si/SiGe double quantum well

- metal-oxide-semiconductor field-effect transistors”, Journal of Applied Physics, Vol.94, No.10, pp 6855-6863, 2003.
- [27]. Qi Xiang et al. Strained Silicon Semiconductor on Insulator MOSFET, Assignee: *Advanced Micro Devices*, Sunnyvale, CA (US) Patent No. US 7,033,869 dt. 25.04.06.
- [28]. S. H. Olsen, A. G. O’Neill, L. S. Driscoll, K. S. K. Kwa, S. Chattopadhyay, A. M. Waite, Y. T. Tang, A. G. R. Evans, D. J. Norris, A. G. Cullis, D. J. Paul, and D. J. Robbins, “High-performance nMOSFETs using a novel strained Si/SiGe CMOS architecture,” *IEEE Transactions Electron Devices*, Vol. 50, pp. 1961–1969, 2003.
- [29]. S. H. Olsen, A. G. O Neill, L. S. Driscoll, S. Chattopadhyay, S. Kelvin, K. Kwa, A. M. Waite, Y. T. Tang, G. R. Evans, and J. Zhang, “Optimization of alloy composition for high-performance strained-Si-SiGe n-channel MOSFETs”, *IEEE Transactions on Electron Devices*, Vol. 51, no. 7, pp. 1156-1162, 2004.
- [30]. Yee Chia Yeo et al, “Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel”, *IEEE Electron Device Letters*, Vol. 21, No. 4, Apr, 2000.
- [31]. Weimin Zhang, and Jerry G. Fossum, “On the Threshold Voltage of Strained-Si–Si<sub>1-x</sub>Ge<sub>x</sub> MOSFETs”, *IEEE Transactions on Electron Devices*, Vol. 52, No. 2, 2005.
- [32]. Shinichi Takagi, “Understanding and Engineering of Carrier Transport in Advanced MOS Channels”, *IEEE*, The University of Tokyo, 2008.
- [33]. M. L. Lee and E. A. Fitzgerald, “Optimized strained Si/strained Ge dual channel heterostructures for high mobility p- and n-MOSFETs”, *IEDM*, pp.18.1-4, 2003.
- [34]. T. Mizuno et al, “High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology”, *International Electron Devices Meeting*, pp 934-937, 1999 .
- [35]. T. Mizuno, S. Takagi, N. Sugiyama, H. Satake, A. Kurobe, and A. Toriumi, “Electron and hole mobility enhancement in strained-Si MOSFETs on SiGe-on insulator substrates fabricated by SIMOX technology”, *IEEE Electron Device Letters*, Vol. 21, No. 5, pp. 230-232, 2000.
- [36]. Huang, Member, Paul D. Kirsch, Jungwoo, Se Hoon Lee, Prashant Majhi, H. Rusty Harris, David C. Gilmer, Gennadi Bersuker, Dawei Heh, Chang Seo Park, Chanro Park, Hsing-Huang Tseng, Fellow, and Raj Jammy, “Mechanisms Limiting EOT Scaling and Gate Leakage Currents of High-k/Metal Gate Stacks Directly on SiGe” *IEEE Electron Device Letters*, Vol. 30, No. 3, Mar, 2009.
- [37]. G. K. Dalapati, S. Chattopadhyay, K. S. K. Kwa, S. H. Olsen, Y. L. Tsang, R. Agaiby, A. G. O’Neill, P. Dobrosz, and S. J. Bull, “Impact of strained- Si thickness and Ge out-diffusion on gate oxide quality for strained-Si surface channel n-MOSFETs,” *IEEE Trans. Electron Devices*, Vol. 53, No. 5, pp. 1142–1152, May 2006.
- [38]. C. K. Maiti, S. Chattopadhyay, and L. K. Bera “Strained-Si Heterostructure Field Effect Devices.”. Taylor & Francis, pp8, 2007.
- [39]. Chan et al, “Strained silicon CMOS on hybrid crystal orientations,” *United States Patent 7691688*, 2010.