EFFICIENT FPGA IMPLEMENTATION OF AN ADAPTIVE FILTER FOR NOISE CANCELLATION

Ervin SZOPOS, Ioana SARACUT, Horia HEDESIU

1Bases of Electronics Department, 2Electrical Machines Marketing & Management Department, Technical University of Cluj-Napoca
Str. G. Bariţiu nr. 26-28, Cluj-Napoca, Email: Erwin.Szopos@bel.utcluj.ro

Abstract: This paper presents an efficient architecture of the Least Mean Square (LMS) adaptive algorithm implemented as a FIR filter on a reconfigurable platform. The architecture of the adaptive filter was developed with a general structure so it can be used in many applications with minimum limitations. Besides general use, the architecture has the advantage of using optimal hardware resources on the chip. The effectiveness of the proposed architecture is demonstrated on the noise cancelling application, and the performances are evaluated in terms of signal-to-noise ratio (SNR), convergence speed, mean square error (MSE) and hardware usage.

Keywords: FPGA, LMS-FIR, architecture, convergence, SNR, MSE.

I. INTRODUCTION

Adaptive filters are useful in estimating a signal which has been sent through an unknown channel with variable characteristics. The aim is to minimize the mean square error (MSE), which is the difference between the desired response and the filter estimate. The minimum MSE criterion is the basis of Wiener filters theory in a stationary environment. The Least Mean Square (LMS) algorithm is an adaptive algorithm introduced by Widrow and Hoff in 1960 and is a widely used technique for adaptive filtering [1].

By using FPGAs (Field Programmable Gate Array), designers can implement special-purpose signal processing architectures using specialized data paths, optimized sequencing, and pipelining while still providing some flexibility.

Several solutions for implementing the LMS algorithm in FPGA platforms have been formerly proposed: an improved hardware architecture of LMS is presented in [2]; ref. [3] investigates the implementation of an adaptive decorrelator based on two cross-coupled LMS algorithms; in ref. [4] the adaptive filter is implemented on Xilinx Virtex-4 FPGA.

In this work, the LMS algorithm is implemented in LabVIEW FPGA in a more general form using RAM memories of the module NI cRIO-9104 as delay cells. This leads to the following features of the implementation: more efficient hardware usage, and faster time convergence. Our previous work [5] deals with architecture for the LMS algorithm that uses shift registers as delay cells. In this manner the algorithm’s convergence is relatively slow and the hardware implementation needs more resources.

The paper is organized as follows: in Section II the LMS algorithm is presented; Section III provides a detailed description regarding the FPGA implementation of the proposed adaptive algorithm’s architecture; Section IV shows the results of the experiments outlining the efficiency of the adaptive algorithm and Section V is dedicated to the concluding remarks.

II. LMS-FIR ADAPTIVE ALGORITHM

The LMS algorithm is described by three simple equations (the filtering, the error estimation and the update of filter coefficients) [1], as follows:

\[ y(n) = w^T(n) \cdot x(n) \]
\[ e(n) = d(n) - y(n) \]
\[ w(n+1) = w(n) + 2 \cdot \mu \cdot e(n) \cdot x(n) \]

where \( w(n) = [w_0(n), w_1(n), ..., w_{N-1}(n)]^T \) is the \( N \)th order filter coefficient vector (also called the weight vector), \( x(n) = [x(n), x(n-1), ..., x(n-N+1)]^T \) is the input vector, \( d(n) \) is the desired response, \( e(n) \) is the error signal and \( \mu \) is the step-size.

Figure 1 illustrates the block diagram of the LMS adaptive algorithm on which the implementation presented in Figure 2 relies.

![Figure 1. The block diagram of the LMS-FIR adaptive algorithm](image-url)
The adaptive algorithm also produces the coefficient connected to the memory and the stored signal will be simple change. Finally, the output of the selector is the type of the reading/writing operation is performed by graphical instruction from the FPGA Interface library, and Figure 2 presents the Virtual Instrument (VI) of the LMS algorithm implemented on a FPGA platform. In the first iteration, the vectors \( x(n) \) and \( w(n) \) are initialized with a null vector of size equal to \( N \) (set by the user). Then the input samples are one by one included in the vector \( x(n) \) which acts as a circular buffer. In each iteration, the samples are shifted to the right by one position and the sample of index 0 is replaced by the new received sample, denoted by Ref.in \( (x_{\text{new}}) \) in Figure 1. The rest of the arithmetic operations from the VI are intended to compute the samples of \( y(n) \) and \( e(n) \), which contribute to updating \( w(n) \) on each iteration according to (1). Except for the first iteration, the current values of \( x(n) \) and \( w(n) \) are the values calculated in the previous iteration. The process continues until the stop condition is reached.

III. LABVIEW FPGA IMPLEMENTATION OF THE ADAPTIVE ALGORITHM

In our implementation, the signals are acquired using the real-time module NI cRIO-9104. The role of this module is to control the whole adaptive process, which involves: initializing the filter parameters, setting the stop condition, accessing the samples of the processed signals, controlling the input/output modules connected to the FPGA module, controlling the FIFO memories, analyzing the data and saving the samples in a file. Generally, there are four main signals which are processed in an adaptive system: the input sequence \( d(n) \), the desired signal \( y(n) \), the error signal \( e(n) \) and the output signal \( y(n) \). To send/receive these signals to/from the reconfigurable module, we assigned a memory of FIFO type in the structure of the FPGA module. The module NI cRIO-9104 has an area allocated to a FIFO memory, which can be divided into only 3 individual memories with no need for special appeals. Consequently, for the 4th signal we used a case structure before applying it to the FIFO memory. The case selector is operated by the user and connects either \( y(n) \) or \( e(n) \) at the input. This memory can be accessed with graphical instruction from the FPGA Interface library, and the type of the reading/writing operation is performed by simple change. Finally, the output of the selector is connected to the memory and the stored signal will be available for further processing.

The adaptive algorithm also produces the coefficient vector \( w(n) \). For this vector we used the RAM memory of the module NI cRIO-9104, which is accessed using a statement similar to the FIFO memory (Memory read, Memory write), from the same library, except that this memory requires the calculation of the addresses to which we want to store data during the process. Given that \( w(n) \) is calculated in terms of \( x(n) \), for simplicity we took the samples of \( x(n) \) from the FIFO memory and store them into the RAM memory. For this we split the RAM as follows: starting with the 0 address, we stored the samples of \( x(n) \) at even positions and the samples of \( w(n) \) at odd positions.

Figure 3 illustrates the management of the RAM and the processing of data in order to calculate a sample of \( y(n) \). In each iteration, the sample \( x(n) \) from the first address is multiplied by the last nonzero coefficient \( w \), then the second sample \( x \) is multiplied by the last but one coefficient \( w \), and so on. The process repeats until the stop condition is reached; the results of multiplications are added iteratively.

For the representation of the values of \( x(n), y(n) \) and \( w(n) \) we used a fixed-point (FXP) data type. This allows to represent each value of \( x(n), y(n) \) and \( w(n) \) on 34 bits, from which 9 bits for the integer part and 1 bit for the sign. It results that the range for one value is of ±512 with an accuracy of 5.9605E-8, meaning that the quantization errors are not significant.

IV. EXPERIMENTAL RESULTS

This section first presents the results using the adaptive architecture from Figure 2, on the reconfigurable module NI cRIO-9104. The efficiency of the proposed architecture was evaluated using the following metrics: the signal-to-noise ratio at the output \( \text{SNR}_{\text{out}} \), the convergence speed (number of iterations), \( MSE \) and the use of the chip surface for the...
In all the experiments, the input and output SNR are calculated respectively with:

\[
\text{SNR}_{in} = \frac{\text{RMS}[s(n)]}{\text{RMS}[z(n)]}
\]

\[
\text{SNR}_{out} = \frac{\text{RMS}[e(n) - s_f(n)]}{\text{RMS}[e(n) - s(n)]}
\]

where \(\text{RMS}\) is the root mean square, \(s(n)\) is the original signal (without noise), \(z(n)\) is the noise, \(e(n)\) is the filtered signal and \(s_f(n)\) is the original signal (without noise) passed through the filter and measured at the output. The difference \(e(n)-s_f(n)\) represents the output noise.

The architecture was analyzed using a wide range of input signals (determinist, non-determinist) with different types of noises. In the following, we present the case when the main input of the filter is a speech signal with the sampling frequency of 16 kHz - signal a) from Figure 4. A Gaussian noise gets added to the speech signal, so that \(\text{SNR}_n\) becomes -11.54 dB. The noisy signal is illustrated in Figure 4 – signal b). The adaptive filter is of type LMS-FIR, and filter parameters were set to \(N = 4\) and \(\mu = 0.002\).

With these settings, the results are presented in Figures 5-7. The quality of the filtered signal (Figure 5) has significantly improved; the measured \(\text{SNR}_{out}\) is 12.87 dB, showing at least 20 dB improvement, compared to the noisy signal from Figure 4. The transient state ends at the instant when the peak-to-peak value of the noise does not exceed the range of ±50 mV. This reference range represents only 5% of the peak-to-peak value of the initial noise (2V). The convergence time was measured and included in Table 2. Although subjectively the input speech signal is indistinguishable because of the noise, it becomes perceptible at filters output. This is proven both subjectively and by the large difference between \(\text{SNR}_n\) and \(\text{SNR}_{out}\). The length of the transient state is best illustrated in Figure 6, which shows the variations of the filter coefficients. One can also notice that after the transient state, the variation of the coefficients is carried out in a smooth manner, which indicates that the algorithm is stable and follows the variations in speech without losing convergence.

The MSE is illustrated in Figure 7. One can notice that the same value of the convergence duration is obtained here by measuring the variation of the MSE (in same conditions).

During the experiments we also studied the effect of the parameters \(N\) and \(\mu\) on the performances of the proposed filter structure. Final evaluation is based on the synthesis of the Xilinx compiler (the use of resources on the chip), on \(\text{SNR}_{out}\), and the convergence time.

The FPGA synthesis of the architecture from Figure 2 was done for three values of the filter length, as shown in the report generated by the Xilinx FPGA compiler (Table 1). In order for the architecture to run on the FPGA platform, the maximum frequency from Table 1 must be greater than the clock frequency of the FPGA module (40MHz).

The results from Table 1 confirm that:

- the FPGA architecture developed for the adaptive LMS-FIR filter can run on the module NI cRIO-9104, due to the maximum possible frequency that can be used for the algorithm on this module;
- the FPGA resource usage for this architecture is relatively small, therefore the application can be extended for multichannel processing, where several adaptive algorithms, working in parallel and/or independently of one another, filter the signals received on different channels (different frequency bands).

As presented in Table 1, the proposed architecture proves to be more effective than the one presented in [5]. The use of FPGA resources also depends on the number of bits used to represent the processed signals and determine the accuracy of processing the signals. Thus, if the use of resources is a priority, then it is advisable to work with a small length of the filter or the accuracy of data representation must be decreased.
The performances of the adaptive filtering of a speech signal are summarized in Table 2, in which the following can be noticed:

- $\text{SNR}_{\text{out}}$ is significantly improved for a large value of $\mu$.
- $\text{SNR}_{\text{out}}$ decreases as the filter length $N$ increases.
- the convergence time increases as the step-size $\mu$ decreases, it does not depend on the filter length $N$.

### Table 1. LabVIEW FPGA hardware usage provided by the Xilinx Compiler

<table>
<thead>
<tr>
<th>$N$</th>
<th>Max. Freq. on FPGA (MHz)</th>
<th>Nr. of slices out of 14,336</th>
<th>Slice Flip Flops out of 28,672</th>
<th>4 input LUT's out of 28,672</th>
<th>Block RAMs of 96</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>40.44</td>
<td>19%</td>
<td>11%</td>
<td>13%</td>
<td>4.2%</td>
</tr>
<tr>
<td>8</td>
<td>40.56</td>
<td>21.4%</td>
<td>13%</td>
<td>14.5%</td>
<td>4.2%</td>
</tr>
<tr>
<td>16</td>
<td>40.56</td>
<td>25.4%</td>
<td>17%</td>
<td>16.4%</td>
<td>4.2%</td>
</tr>
</tbody>
</table>

### Table 2. The performances of the adaptive filter implemented with the proposed architecture

<table>
<thead>
<tr>
<th>$N$</th>
<th>$\mu$</th>
<th>$\text{SNR}_{\text{in}}$ [dB]</th>
<th>$\text{SNR}_{\text{out}}$ [dB]</th>
<th>Convergence (Iteration)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>0.001</td>
<td>9.96</td>
<td>13150</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.002</td>
<td>12.87</td>
<td>3850</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.01</td>
<td>18.36</td>
<td>1250</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>0.001</td>
<td>-11.54</td>
<td>9.94</td>
<td>13150</td>
</tr>
<tr>
<td></td>
<td>0.002</td>
<td>9.94</td>
<td>1280</td>
<td>3850</td>
</tr>
<tr>
<td></td>
<td>0.01</td>
<td>17.13</td>
<td>1250</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>0.001</td>
<td>9.90</td>
<td>13150</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.002</td>
<td>12.65</td>
<td>3850</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.01</td>
<td>15.31</td>
<td>1250</td>
<td></td>
</tr>
</tbody>
</table>

In literature it is known that the step-size $\mu$ has a high influence on convergence of the algorithm [1]. In this paper, we developed a simple method to measure the convergence duration. Empirically, we observed that by inserting samples of zero (silence) at the beginning of the original speech signal, the filter response will begin with a transient state. The duration of this transient state represents precisely the convergence duration, which is easily observed and measured. Thus in experiments we inserted 5000 samples of zero at the sampling frequency of 16 kHz, which at the beginning of the input signal. This delay is not considered as being large, since it is only 0.31 s in addition to the total duration of the input signal (17 s). This delay is not considered as being large, since it is only 1.82% of all the duration of the input signal.

Figure 8 shows the beginning part of the speech signal at the output of the adaptive filter, with two different sampling rates: 16 kHz and 44.1 kHz. One can notice that the convergence time is the same, when the output noise falls below $\pm 50 \text{ mV}$. This value is far below the level of the noise superimposed over the speech signal. Therefore, we can state that the convergence time does not depend on the sampling frequency, but with a high bit-rate and a “silence” of some length at the beginning of the process, we can provide the necessary convergence rate prior to receive / process the speech signal.

**V. CONCLUSIONS**

This paper proposes a hardware architecture used to implement the LMS-FIR adaptive algorithm on a reconfigurable platform. The architecture is aimed for speech processing using the NI cRIO-9104 FPGA module and the LabVIEW FPGA toolkit.

The proposed architecture was developed to bring better performances in comparison with the structure presented in [5]. The performances of the proposed LMS architecture are demonstrated on the noise cancellation application. The metrics used in the evaluation process are the convergence performance, filtered signal’s SNR, MSE and hardware usage. The results yield to high quality of the processed signals, showing at least 20 dB improvement of $\text{SNR}_{\text{out}}$, and low MSE values, with efficient use of hardware resources for implementation.

**REFERENCES**