
BIBLIOGRAPHY

1. Aditya, S., Rau, B. R., and Johnson, R., "Automatic Design of VLIW and EPIC Instruction Formats", HP Labs Technical Report HPL-1999-94, 1999.
2. Baruch, Z. F., *Arhitectura Calculatoarelor*. Toderco, Cluj-Napoca, 2000.
3. Baruch, Z. F., *Structura sistemelor de calcul cu aplicații*. Toderco, Cluj-Napoca, 2001.
4. Bondurant, D., "DRAM IOs Proliferate as Old Standards Fall". *Electronic Products*, <http://www.electronicproducts.com>.
5. Compaq Computer Corp., *Alpha 21164 Microprocessor Hardware Reference Manual*, EC-QP99C-TE, 1998.
6. Compaq Computer Corp., *Alpha 21264 Microprocessor Hardware Reference Manual*, EC-RJRZA-TE, 1999.
7. DEW Associates Corp., "DDR vs. Dual Channel RDRAM", 2001, <http://www.dewassoc.com>.
8. DEW Associates Corp., "Memory: Evolution or Revolution", 2000, <http://www.dewassoc.com>.
9. Digital Equipment Corp., *Alpha 21064A Microprocessors Data Sheet*, EC-QFGKC-TE, Maynard, Massachusetts, 1996.
10. Digital Equipment Corp., *Alpha 21066 and Alpha 21066A Microprocessors Data Sheet*, EC-QC4HB-TE, Maynard, Massachusetts, 1995.
11. Digital Equipment Corp., *Digital Semiconductor Alpha 21164PC Microprocessor Product Brief*, EC-R2W2B-TE, 1997.
12. Digital Equipment Corp., *Alpha 21164 Microprocessors Data Sheet*, EC-QAEPD-TE, Maynard, Massachusetts, 1996.

13. Dipert, Brian, "The Slammin', Jammin' DRAM Scramble". *EDN*, January 20, 2000, pp. 68-82.
14. Enhanced Memory Systems, Inc., "64Mbit Enhanced SDRAM Product Brief", 2000, <http://www.edram.com>.
15. Enhanced Memory Systems, Inc., "64Mbit High Speed SDRAM Data Sheet", 1999, <http://www.edram.com>.
16. Enhanced Memory Systems, Inc., "Enhanced DDR-II: The Memory Architecture of the Future.", <http://www.edram.com>.
17. Fujitsu Microelectronics, Inc., "16 M-Bit Mobile FCRAM: MB82D01171A-90/90L/90LL". *FIND*, Vol. 19, No.3, 2001, pp. 28-31.
18. Fujitsu Microelectronics, Inc., "16 M-Bit SDRAM-Type FCRAM: MB81E161622". *FIND*, Vol. 19, No.1, 2001, pp. 61-69.
19. De Gelas, Johan, "Ace's Guide to Memory Technology". Ace's Hardware, 2000, <http://www.aceshardware.com>.
20. De Gelas, Johan, "DDR SDRAM: A Samurai Delivers". Ace's Hardware, 2000, <http://www.aceshardware.com>.
21. JEDEC Solid State Technology Association, *Double Data Rate (DDR) SDRAM Specification*, JESD 79, June 2000.
22. Hayes, J. P., *Computer Architecture and Organization* – 3rd ed. McGraw-Hill, 1998.
23. Hennessy, J. L., and Patterson, D. A., *Computer Architecture. A Quantitative Approach* – 2nd ed. Morgan Kaufmann Publishers, San Francisco, California, 1996.
24. IBM Corp., *PowerPC 403GCX Embedded Controller*, IBM Microelectronics Division, 1998, <http://www.chips.ibm.com>.
25. IBM Corp., *PowerPC 602 Microprocessor*, IBM Microelectronics Division, 1996, <http://www.chips.ibm.com>.
26. IBM Corp., *PowerPC 604e RISC Microprocessor Family: PID9q-604e Datasheet*, Revision 1.4, IBM Microelectronics Division, 1999.
27. IBM Corp., *PowerPC 740 and PowerPC 750 Microprocessor Datasheet*, Version 1.02, IBM Microelectronics Division, 1999.
28. IBM Corp., *PowerPC 750CX Microprocessor*, IBM Microelectronics Division, 2000.
29. Intel Corp., *Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture*, 1999.
30. Intel Corp., *Intel Architecture Software Developer's Manual, Volume 3: System Programming*, 1999.
31. Intel Corp., *Intel PC133 Validation Specification*. Revision 1.03, February 2000.

32. Intel Corp., *Intel Pentium II Processor Performance Brief*, March 1999.
33. Intel Corp., *Intel Pentium III Processor Performance Brief*, March 1999.
34. Intel Corp., *P6 Family of Processors Hardware Developer's Manual*, September 1998.
35. Intel Corp., *PC SDRAM Specification. Revision 1.7*, November 1999.
36. Kent, D., "RAM Guide", Tom's Hardware, 1998, <http://www.tomshardware.com>.
37. Knight, R., "RAM Guide – System DRAM Technologies", 1998, <http://www.makeitsimple.com>.
38. Kozyrakis, C. E., and Patterson, D. A., "A New Direction for Computer Architecture Research". *Computer*, November 1998, pp. 24-32.
39. Kozyrakis, C. E. et al., "Scalable Processors in the Billion-Transistor Era: IRAM". *Computer*, September 1997, pp. 75-78.
40. Macri, J., "DDR-II: The Evolution Continues", JEDEC Future DRAM Task Group, <http://www.jedec.org>.
41. Micron Technology, Inc., "DDR SDRAM Products", 2002, <http://www.micron.com>.
42. Micron Technology, Inc., "Migrating from FPM/EDO to SDRAM". Technical Note TN-48-07, 2000.
43. MIPS Technologies, Inc., *MIPS R4300i Microprocessor*, April 1997.
44. Motorola, Inc., *PowerPC 603e RISC Microprocessor Technical Summary*, 1995.
45. Motorola, Inc., *PowerPC 750 RISC Microprocessor Technical Summary*, 1997.
46. Motorola, Inc., *Motorola MPC7400 PowerPC Microprocessors*, 1999, <http://motorola.com/PowerPC/>.
47. Motorola, Inc., *MPC7400 RISC Microprocessor Technical Summary*, 1999.
48. Motorola, Inc., *MPC850 Integrated Communications Microprocessor Technical Summary*, 1998.
49. Motorola, Inc., *MPC860 PowerQUICC Technical Summary*, 1999.
50. NEC Corp., "High Performance DRAM Solutions", http://www.ic.nec.co.jp/memory/index_e.html.
51. Patterson, D. A., and Hennessy, J. L., *Computer Organization and Design: The Hardware/Software Interface*. Morgan Kaufmann Publishers, San Mateo, California, 1994.
52. Patterson, D. A. et al., "Intelligent RAM (IRAM): The Industrial Setting, Applications, and Architectures". University of California, Berkeley, <http://iram.cs.berkeley.edu>.
53. Pils, M. et al., *The Synthesis Approach to Digital System Design*. Kluwer Academic Publishers, 1992.

54. Quantum Effect Devices, Inc., *RM7000.A Microprocessor with On-Chip Secondary Cache*, Rev. 0.3, Santa Clara, California, April 2000, <http://www.qedinc.com>.
55. Rambus, Inc., “New Signalling Meets Tomorrow’s Bandwidth Requirements”, Mountain View, California, June 2000, <http://www.rambus.com>.
56. Rambus, Inc., “Rambus Technology Overview”, Mountain View, California, August 2000, <http://www.rambus.com>.
57. Roth, D., “Virtual Channel Memory Review”. PC Accelerate, 2000, <http://pcaccelerate.com>.
58. Schlansker, M. S., and Rau, B. R., “EPIC: An Architecture for Instruction-Level Parallel Processors”, HP Labs Technical Report HPL-1999-111, February 2000.
59. Schlansker, M. S., and Rau, B. R., “EPIC: Explicitly Parallel Instruction Computing”, *Computer*, February 2000, pp. 37-45.
60. Schuette, M., “Filling the CPU Pipelines, the Quest for Lower Latencies”, [H]ard|OCP, 2000, <http://www.hardocp.com>
61. Simha, S., *R4400 Microprocessor*, MIPS Technologies, Inc., Mountain View, California, March 1996.
62. Stakem, P. H., *A Practitioner’s Guide to RISC Microprocessor Architecture*. John Wiley & Sons, 1996.
63. Standard Performance Evaluation Corporation, “SPEC CPU95 Benchmarks”, 1995, <http://www.spec.org>.
64. Standard Performance Evaluation Corporation, “SPEC CPU2000 Benchmarks”, 2000, <http://www.spec.org>.
65. Sudharsanan, S., “MAJC-5200: A High Performance Microprocessor for Multimedia Computing”, Sun Microsystems, Palo Alto, California, 2000.
66. Sun Microsystems, Inc., “Sun Microelectronics UltraSPARC on the Road to 1.5 GHz in 2002”, Palo Alto, California, 2000, <http://sun.com>.
67. Sun Microsystems, Inc., “The UltraSPARC-III Processor”, Technology White Paper, Palo Alto, California, 1998.
68. Sun Microsystems, Inc., “UltraSPARC – The Visual Instruction Set (VIS): On-Chip Support for New Media Processing”, White Paper, Palo Alto, California, 2000.
69. Sun Microsystems, Inc., “The VIS Advantage: Benchmark Results Chart VIS Performance”, White Paper, Palo Alto, California, 1996.
70. Zargham, M. R., *Computer Architecture: Single and Parallel Systems*. Prentice Hall, New Jersey, 1996.