Design with Microprocessors Lecture 6 Interfaces for serial communication

Year 3 CS Academic year 2023/2024 1st Semester

Lecturer: Radu Dănescu

Serial communication modules on AVR MCUs

Serial Peripheral Interface (SPI)

- Synchronous serial communication
- Full duplex operation
- Master or Slave configuration
- Variable frequency (bit rate)
- Can be used for connecting two MCUs, or for connecting the MCU with different peripherals

Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART)

- Synchronous or asynchronous serial communication
- Variable frequency (baud rate)
- Data frames of 5-9 bits, with or without parity
- Can use interrupts for transmission control
- Error detection
- Can be used for connecting the MCUs with the PC (Serial port), or with other MCUs or peripherals

Serial communication modules on AVR MCUs

Two Wire Serial Interface (TWI)

- Complex protocol based on only two lines (clock and data)
- Atmel implementation of the I2C (Inter Integrated Circuit) protocol
- The TWI controller supports master and slave operation modes
- 7 bit addressing
- Multiple masters arbitration support
- Programmable slave address

Signals

- SCLK Serial clock, generated by Master
- MOSI Master Output, Slave Input, data sent by Master
- MISO Master Input, Slave Output, data received by Master
- SS Slave select Slave device activation signal, driven by Master, active LOW

Operation

- Master initializes communication by activating SS
- Master generates the clock signal SCLK
- Every clock period, a bit is transferred from Master to Slave, and one bit from Slave to Master
- After each data frame (8, 16 bits,...) SS is de-activated, for synchronization



Operating principle

- Both partners have an internal shift register, their ends connected to MISO and MOSI
- Both registers operate on the same clock, SCLK
- Together the shift registers form a rotation register
- After a number of clock periods equal to the size of a shift register, Master and Slave exchange data.



Data synchronization with the clock signal

- Shifting and reading the data are done on opposing clock edges
- CPOL clock polarity whether the first edge is rising or falling
- CPHA clock phase
- For CPHA = 0
 - Latch data on the first clock edge
 - Shift (set up) the data on the second clock edge



Data synchronization with the clock signal

- For CPHA = 1
 - Shift the data on the first clock edge
 - Latch the data on the second clock edge



Using the SS signal

- For a Slave device, SS is an input signal
 - SS = 0 means the slave device is activated. A transition from 0 to 1 means re-setting the transfer cycle (marks the end of a data frame)
 - SS = 1 -the slave device is inactive
- For a Master device, **SS** can be either:
 - Output used for activating the Slave for communication
 - Input if more Masters are allowed, a '0' on the SS line means the device enters Slave mode.
- Multiple devices configuration: independent SS signals, or "daisy chain"





SPI sub-system architecture



SPI Configuration

Bit	7	6	5	4	3	2	1	0	
0x0D (0x2D)	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	SPCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	2
Initial Value	0	0	0	0	0	0	0	0	

• The SPCR register:

SPIE – SPI Interrupt Enable, activates interrupt generation at the end of transmission SPE – SPI Enable. Must be set to 1 to use the SPI system.

DORD – Data Order. 1=LSB first, 0 = MSB first

MSTR – Master, if 1, Slave, if 0

CPOL, CPHA – select the clock polarity and phase

	Leading Edge	Trailing Edge
CPOL = 0, CPHA = 0	Sample (Rising)	Setup (Falling)
CPOL = 0, CPHA = 1	Setup (Rising)	Sample (Falling)
CPOL = 1, CPHA = 0	Sample (Falling)	Setup (Rising)
CPOL = 1, CPHA = 1	Setup (Falling)	Sample (Rising)

SPR1, SPR0 – along with SPI2x from SPSR configure the speed of the SPI clock

SPI configuration - continued

Bit	7	6	5	4	3	2	1	0	
0x0E (0x2E)	SPIF	WCOL	-	-	-	-	-	SPI2X	SPSR
Read/Write	R	R	R	R	R	R	R	R/W	16
Initial Value	0	0	0	0	0	0	0	0	

• The SPSR register:

SPI2X – Along with SPR1 and SPR0 from SPCR configure the speed of the SPI clock

WCOL – Write collision – set if **SPDR** is written before transmission is complete SPIF – SPI Interrupt flag – set when the transmission is complete. If SPIE is set, an interrupt request is generated.

SPI2X	SPR1	SPR0	SCK Frequency
0	0	0	f _{osc} /4
0	0	1	f _{osc} /16
0	1	0	f _{osc} /64
0	1	1	f _{osc} /128
1	0	0	f _{osc} /2
1	0	1	f _{osc} /8
1	1	0	f _{osc} /32
1	1	1	f _{osc} /64

Using the SPI Master mode

 Configuring the direction of the I/O pins: The SPI pins are found on Port B (on ATMega 2560)

Port Pin	Alternate Functions
PB7	OC0A/OC1C/PCINT7 (Output Compare and PWM Output A for Timer/Counter0, Output Compare and PWM Output C for Timer/Counter1 or Pin Change Interrupt 7)
PB6	OC1B/PCINT6 (Output Compare and PWM Output B for Timer/Counter1 or Pin Change Interrupt 6)
PB5	OC1A/PCINT5 (Output Compare and PWM Output A for Timer/Counter1 or Pin Change Interrupt 5)
PB4	OC2A/PCINT4 (Output Compare and PWM Output A for Timer/Counter2 or Pin Change Interrupt 4)
PB3	MISO/PCINT3 (SPI Bus Master Input/Slave Output or Pin Change Interrupt 3)
PB2	MOSI/PCINT2 (SPI Bus Master Output/Slave Input or Pin Change Interrupt 2)
PB1	SCK/PCINT1 (SPI Bus Serial Clock or Pin Change Interrupt 1)
PB0	SS/PCINT0 (SPI Slave Select input or Pin Change Interrupt 0)

- 2. Configuring the SPCR and SPSR registers with the chosen work mode and speed
- 3. Activating SS (PB(0) <- '0', explicit!)
- 4. Write data to SPDR starts the transmission
- 5. Wait until SPIF is set in SPSR transmission complete
- 6. Read data from SPDR data sent by Slave
- 7. De-activate SS (PB(0) <- '1')

Using the SPI Master mode – Source code

```
.org 0x0000
jmp reset
reset:
Idi r16,0b00000111
                      ;MISO input, MOSI, SCK and SS output
out DDRB,r16
Idi r16, 0b0000001
                      :Initially, SS<--1, SPI Slave inactive
out PORTB, r16
cbi SPSR. 0
                      ; set bit 0 of SPSR to zero – for clock speed selection
ldi r16,0b01010011
                      ;No interrupts, SPI Enabled, MSB first, Master, CPOL=0 – first edge is rising, CPHA
                      = 0 - latch on the first edge, Slowest clock speed
out SPCR,r16
loop:
                 : SS <- 0
  cbi PORTB, 0
  Idi r16. 0b10010101 ; data to send
  out SPDR, r16
wait:
                      ; check bit 7 of SPSR for transmission complete
  sbis SPSR, 7
  rimp wait
  in r16,SPDR
  sbi PORTB, 0
                      : SS <- 1
  Idi r18, 0
wait2:
                      ; short pause between transmissions, then go again
  dec r18
  brne wait2
rimp loop
```

Using the SPI Master mode – Result



Connecting peripherals using SPI Digilent PMOD DA1 – Digital to Analog Converter



Connecting peripherals using SPI

Digilent PMOD DA1 – Digital to Analog Converter Transmission of 16 bits (2x8 bits) – first 8 data, next 8 command





USART – UART with optional synchronization using a clock signal

UART – Asynchronous serial communication interface

- **Asynchronous** the interval between data frames is undefined. The receiver detects the start and end of a frame.
- The time interval between bits (bit frequency, **baud rate**) is fixed and must be known by the transmitter and by the receiver.
- Transmission and reception can be performed simultaneously (full duplex). Each side can initiate a transmission.
- The basic UART signals
 - Rx input, reception
 - Tx output, transmission
- USART has the additional xck (external clock) signal, input or output, which will synch the transmission and reception.
- We will only discuss the UART operation.



Data transmission: A frame (packet) is made of

- St: 1 start bit, of value '0'
- **D**: Data bits (5...9, size known by both participants)
- **P**: 1 parity bit. Parity can be:
 - Absent: no P bit
 - Even
 - Odd
- Sp: 1 or 2 stop bits, of value '1' the number of stop bits must be known by both participants



- **Data reception:** The receiver must know the transmission parameters (Baud, Number of data bits, Number of stop bits, Parity).
- 1. A transition from 1 to 0 on Rx is detected **Reception initiated!**
- 2. Check the middle bit period for the start bit. If Rx is still '0', continue with the reception sequence, otherwise go back to idle more (*assume noise*).
- 3. Check the middle of interval for the next bits (data, parity, stop), and reconstruct the data frame.
- 4. If a zero is found in the position of the stop bits, generate a framing error.
- 5. If the computed parity at the receiver does not match the parity bit P, generate a **parity error.**
- For robustness, the receiver samples the input signal with a frequency 8-16 times higher than the *baud rate*.



Different baud rates at transmitter and at receiver may lead to bit sampling errors! These errors may be detected as framing errors, parity errors, but they may also be undetected, leading to false reception!

UART and RS232:

Adapting voltage levels RS232 logic '1' -5... -15 V RS232 logic '0' +5...+15 V

Logic level conversion between AVR UART and RS232 is needed

+15V Space LSB MSB 1 1 0 0 1 Stop Start 1 0 0 +3V b0 b1 b5 b7 Start b2 b3 b4 b6 Stop -3V Idle Idle Time

Pin correspondence





-15V



Mark

UART and USB:

Use of a FTDI (Future Technology Devices International Ltd) adapter Arduino Mega uses the FT232RL chip

- Seen as a virtual COM port on the PC
- Bi-directional conversion between USB and UART

http://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf





System configuration:

- Status and control register UCSRnA

Bit	7	6	5	4	3	2	1	0	0332- 13
12.9413	RXCn	TXCn	UDREn	FEn	DORn	UPEn	U2Xn	MPCMn	UCSRnA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	1	0	0	0	0	0	

- **RXCn** is '1' when reception is completed. Can trigger an interrupt request.
- **TXCn** is '1' when transmission is completed. Can trigger an interrupt request.
- UDREn Data Register Empty, signals that the data register can be written.
- FEn signals Frame Error
- DORn Data overrun when a reception start is detected before the already received data are read from the UDRn register
- UPEn signals Parity Error
- U2Xn When '1' = Doubling the USART data rate (baud rate)
- MPCMn Activates multiprocessor communication mode

System configuration:

- Status and control register UCSRnB

Bit	7	6	5	4	3	2	1	0	21
	RXCIEn	TXCIEn	UDRIEn	RXENn	TXENn	UCSZn2	RXB8n	TXB8n	UCSRnB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- RXCIEn If set to '1', interrupt request is generated at the end of reception
- TXCIEn If set to '1', interrupt request is generated at the end of transmission
- UDRIEn If set to '1', interrupt request is generated when the data register is empty
- RXEn activate reception
- **TXEn** activate transmission
- UCSZn2 combined with UCSZn1 and UCSZn0 from USCRnC sets the packet size
- RXB8n 9-th received bit, when using 9 bit data frames.
- TXB8n 9-th bit to transmit, when using 9 bit data frames.

System configuration:

Status and control register **UCSRnC**

Bit	7	6	5	4	3	2	1	0	
	-	UMSELn	UPMn1	UPMn0	USBSn	UCSZn1	UCSZn0	UCPOLn	UCSRnC
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	1	1	0	

- **UMSELn** Selects asynchronous '0' or synchronous '1' mode
- UPMn1 si UPMn0 Selection of parity mode
- **USBSn** stop bits configuration: (0' 1) bit, (1' 2) bits
- UCSZn1:UCSZn0 combined with UCSZn2 of UCSRnB, set the packet size
- UCPOLn clock polarity for the synchronous mode

					_			
U	CSZn2	UCSZn1	UCSZn0	Character Size		UPMn1	UPMn0	Parity Mode
	0	0	0	5-bit		0	0	Disabled
	0	0	1	6-bit				
	0	1	0	7-bit	1 [0	1	Reserved
	0	1	1	8-bit		1	0	Enabled, Even Parity
	1	0	0	Reserved		1	1	Enabled, Odd Parity
	1	0	1	Reserved	∟			
	1	1	0	Reserved	1			
	1	1	1	9-bit				

Parity

System configuration:

- Frequency control registers: UBRRnH si UBRRnL
- Together they form UBRRn, 12 bits

Bit	15	15 14		13 12 11				10 9 8					
	-	-	-	-		UB	RRn[11:8]	UBRRnH					
				UBRR	n[7:0]		UBRRnL						
	7	6	5	1	0	-							
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W					
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Initial Value	0	0	0	0	0	0	0	0					
	0	0	0	0	0	0	0	0					
Operating Mode													
Operating	Mode		Equati	on for C Baud Ra	alculatin te ⁽¹⁾	g	Equation U	n for Ca BRR Va	lculating lue				
Operating I Asynchrono mode (U2X	Mode ous Norma n = 0)	al	Equati BAUD =	on for C Baud Ra 16(UB	alculatin te ⁽¹⁾ OSC BRR + 1)	ng n)	Equation UI UBRRn =	n for Ca BRR Val $= \frac{f_{OS}}{16BA}$	lculating lue C UD - 1				

Reading received data / writing data to be transmitted

- Both actions are performed using the register UDRn

Example: communication between AVR and the PC – simple ECHO **Requirements:** UART-USB adapter, USB cable, we use UART 1

1. Configuration

Baud: 9600 Data size: 8 bits Stop bits: 2 Parity: none

$$UBRRn = \frac{f_{OSC}}{16BAUD} - 1$$
$$f_{osc} = 16000000$$
$$UBRRn = 103$$

- 2. Wait for a character to be received
 - Check RXCn of UCSRnA, wait until it becomes 1
- 3. Read received character, from UDRn
- 4. Write the character back, to UDRn
- 5. Wait for the character to be transmitted
 - Check TXCn of UCSRnA, wait until it becomes 1
- 6. Jump to 2

Example: communication between AVR and the PC – simple ECHO **Source code**

Idi r16, 0b00011000 sts UCSR1B,r16 Idi r16, 0b00001110 sts UCSR1C,r16 Idi r16, 103 Idi r17, 0 sts UBRR1H, r17 sts UBRR1L, r16 mainloop:

recloop: Ids r20, UCSR1A sbrs r20, 7 rjmp recloop

Ids r16, UDR1 sts UDR1,r16

txloop: Ids r20, UCSR1A sbrs r20, 5 rjmp txloop rjmp mainloop ; activate Rx and Tx

; frame size 8 bits, no parity, 2 stop bits

; Computed Baud rate, fits in 8 bits

; The higher order bits of UBRR are zero

; bit 7 of UCSR1A - reception complete

; read the received data ; write back the received data to UART

; wait for the end of transmission

ASCII codes

Dec	H	Oct	Char		Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html Ch	nr
0	0	000	NUL	(null)	32	20	040	«#32;	Space	64	40	100	«#64;	0	96	60	140	`	•
1	1	001	SOH	(start of heading)	33	21	041	!	1	65	41	101	A	A	97	61	141	& # 97;	a
2	2	002	STX	(start of text)	34	22	042	"	**	66	42	102	B	в	98	62	142	b	b
3	3	003	ETX	(end of text)	35	23	043	#	#	67	43	103	C	С	99	63	143	c	С
4	4	004	EOT	(end of transmission)	36	24	044	\$	ş	68	44	104	D	D	100	64	144	d	d
5	5	005	ENQ	(enquiry)	37	25	045	%	\$	69	45	105	E	Е	101	65	145	e	e
6	6	006	ACK	(acknowledge)	38	26	046	&	6	70	46	106	& # 70;	F	102	66	146	f	f
7	7	007	BEL	(bell)	39	27	047	'	1	71	47	107	G	G	103	67	147	g	g
8	8	010	BS	(backspace)	40	28	050	((72	48	110	6#72;	H	104	68	150	h	h
9	9	011	TAB	(horizontal tab)	41	29	051))	73	49	111	«#73;	I	105	69	151	i	i
10	A	012	LF	(NL line feed, new line)	42	2A	052	*	*	74	4A	112	¢#74;	J	106	6A	152	j	Ĵ
11	в	013	VT	(vertical tab)	43	2B	053	+	+	75	4B	113	«#75;	K	107	6B	153	k	k
12	С	014	FF	(NP form feed, new page)	44	2C	054	,	,	76	4C	114	G#76;	L	108	6C	154	≪#108;	1
13	D	015	CR	(carriage return)	45	2D	055	-	-	77	4D	115	¢#77;	М	109	6D	155	m	m
14	Ε	016	SO	(shift out)	46	2E	056	.		78	4E	116	& #78;	N	110	6E	156	n	n
15	F	017	SI	(shift in)	47	2F	057	«#47;	1	79	4F	117	«#79;	0	111	6F	157	o	0
16	10	020	DLE	(data link escape)	48	30	060	«#48;	0	80	50	120	P	P	112	70	160	p	p
17	11	021	DC1	(device control 1)	49	31	061	1	1	81	51	121	Q	Q	113	71	161	q	q
18	12	022	DC2	(device control 2)	50	32	062	2	2	82	52	122	 <i>€</i> #82;	R	114	72	162	r	r
19	13	023	DC3	(device control 3)	51	33	063	3	3	83	53	123	¢#83;	S	115	73	163	s	S
20	14	024	DC4	(device control 4)	52	34	064	& # 52;	4	84	54	124	«#84;	Т	116	74	164	t	t
21	15	025	NAK	(negative acknowledge)	53	35	065	& # 53;	5	85	55	125	«#85;	U	117	75	165	u	u
22	16	026	SYN	(synchronous idle)	54	36	066	6	6	86	56	126	V	V	118	76	166	v	v
23	17	027	ETB	(end of trans. block)	55	37	067	7	7	87	57	127	¢#87;	W	119	77	167	w	w
24	18	030	CAN	(cancel)	56	38	070	8	8	88	58	130	X	X	120	78	170	x	x
25	19	031	EM	(end of medium)	57	39	071	9	9	89	59	131	Y	Y	121	79	171	y	Y
26	1A	032	SUB	(substitute)	58	ЗA	072	:	:	90	5A	132	«#90;	Z	122	7A	172	z	z
27	1B	033	ESC	(escape)	59	ЗB	073	;	2	91	5B	133	& # 91;	C	123	7B	173	{	{
28	1C	034	FS	(file separator)	60	ЗC	074	<	<	92	5C	134	«#92;	1	124	7C	174		1
29	1D	035	GS	(group separator)	61	ЗD	075	l;	=	93	5D	135	« # 93;]	125	7D	175	}	}
30	lE	036	RS	(record separator)	62	ЗE	076	>	>	94	5E	136	«#94;	~	126	7E	176	~	~
31	1F	037	US	(unit separator)	63	ЗF	077	?	2	95	5F	137	«#95;	_	127	7F	177		DEL

Source: www.LookupTables.com