

## Sample exam subject

- G.1. Design an 8 bit parallel printer interface connected to an ATmega64 microcontroller (to its ports). The transfer protocol should use 2 handshaking signals: STB output (informing the printer that data is available on the data lines) and BUSY or ACK (input) informing the microcontroller that the printer is either busy or is ready to receive new data. Explain the design. Draw the schematic of the interface. Draw the flow-chart of the procedure that sends a string of characters to the printer. Also write the procedure in assembly language.
- G.2. Explain the principles of the input-capture function available through the AVR timer and comparator.
- G.3. Design an *EPROM* memory interface for a 8086 $\mu$ P (**having a 16 bit data bus**). Total size: **64 KB**, mapped in the **lower part** of the memory space. Use **EPROM chips: 4K x 4 bits**. The interface design should contain: the memory chips layout, the address decoder, the data, address and control lines interconnection. Explain the design
- G.4. Explain how are generated the control signals of an 8086 microprocessor in maximum mode.
- G.5. Explain the interrupt response sequence (what happens when an interrupt request occurs).
- G.6. What is the “daisy chain technique” and give 2 examples in which can be used ?
- 


The solution is presented in the next pages .....

IP

G


G6. Daisy chaining technique is a technique to resolve priority conflicts among simultaneous requests. It consists of the fact that the devices requesting same feature are put on a "chain" and the first one ~~to~~ on the chain that requests a feature will have it. It can be used in the following examples:

1. Interrupt requests.



Here the INTA signal will travel through the daisy chain logic. The first device requesting interrupt will have the acknowledge, (i.e. priority is from Device 1 → device n decreasing)

2. Bus request on a loosely coupled multiprocessor system



In the same manner as before, requests are asserted on the request bus, and the access grant will go through all masters until the first one that is requesting. Priority is decreasing from Master 1 → Master n.

IP

G5. The interrupt response sequence will include the following steps:

1. In the case of PS/5
  - flags are pushed on the stack
  - interrupt and trap flags are cleared (IF and TF in <sup>FLAG-REGISTER</sup> SREG)
  - the code segment address (CS) and instruction pointer, (IP) are pushed on stack
  - the new CS and IP are set according to the contents of the interrupt vector table.

INTM has the entry at address  $4 \times n$ . (4 bytes, 2 for CS and 2 for IP).

- the routine is executed
- on return the CS, IP and flags are popped from register. (as flags were pushed before clearing IF and TF, they do not need to be reset)

B. In the case of AVR (ATmega64)

- the response takes at least 4 cycles:
- PC is pushed on stack
- jump is made according to interrupt vector table
- interrupt flag is cleared from SREG (CIf)
- if the interrupt is a wakeup call, a 4 wave cycle is introduced
- upon return:
  - pop PC from stack
  - increment stack pointer <sup>by 2</sup> (in fact, this is part of a pop)
  - re-enable interrupts (SEI)

In addition

64. The control signals of an 8086 microprocessor in maximum mode are generated using a bus controller (8288 device). In maximum mode, 8086 has  $S_2$ - $S_0$  status bits as outputs. The 8288 takes these outputs, and based on their combinations generates the needed control signals. These signals are:  $\overline{IO}/\overline{MC}$ ,  $\overline{IO}/\overline{WC}$ ,  $\overline{MEM}/\overline{RC}$ ,  $\overline{MEM}/\overline{WC}$ ,  $\overline{AIO}/\overline{PC}$ ,  $\overline{AMEM}/\overline{PC}$ ,  $\overline{DEN}$ ,  $\overline{DT}/\overline{P}$ , ALE

Note: The latter 3 signals are not obvious from their name, so I explain the usage:  $\overline{DEN}$  is the enable is connected to the enable pin of the transceivers. This will enable data go through them.

$\overline{DT}/\overline{P}$  (data transmit/receive) is connected to the direction pin of the transceivers. It indicates if 8086 transmits or receives data.

ALE - (address latch enable) - enables addresses from latches to address bus.  
↳ connected to the enable of the address latches.

63. EPROM memory interface design: (2P)

We need a total size of  $64\text{KB} = 64\text{K} \times 8$  bits, we have  $4\text{K} \times 4$  bits chips  $\Rightarrow$  we need  $\frac{64\text{K} \times 8}{4\text{K} \times 4} = 16 \times 2 = 32$  chips


We have EPROM, so we need to take care only of the read operations,



as write operations does not occur.

For the 8086 we have a 16 bit data bus. For this reason, we have to connect 4 such chips in a row to ensure this width. (In fact it will be parallel connection, because, even though the width is enlarged, we should use separate control lines for accessing low and high bytes).

data bus



We should also be able to address individual chips on a row. For this purpose I reserve not only  $\overline{BHE}$  and  $A_0$ , but  $A_1$  as well. (8086 will access only bytes, but the correct design takes into account this feature as well.)

We have 4K blocks. Thus we need 12 address lines to address the contents of a block. We use  $A_1 - A_{12}$  for this purpose. Other address lines (such as  $A_{16} - A_{19}$ ) are designed, so that the memory is in the lower part of the address space. (Thus, these should be 0). The address-lines  $A_{13} - A_{15}$  are used to select the rows.


So:  $A_0$  and  $\overline{BHE}$  are used to select low/high byte or all word.

$A_1 - A_{12}$  are used for addressing inside one block of 4K.


$A_{13} - A_{15}$  - used for addressing the 8 rows.

$A_{16} - A_{19}$  - set to 0. (to map into lower part of memory).

For selecting low band we activate  $A_0$  (active low) for high band BHE, for both we activate both. In addition we need the  $\overline{MEMP}$  control signal which comes from  $\overline{MIO}$  and  $\overline{RD}$ :



For low band the  $\overline{OE}$  signal is connected to:




For high band  $\overline{OE}$  is connected to



Note: POP6 will address only bytes. But in the hypothetical case that we want to access the bands (all 4 columns) separately, we use  $A_0A_1$  and BHE for selecting the High/Low band as before and  $A_1$  for selecting the 4 bits in the byte, and the other addresses are shifted (i.e. we use  $A_2 \dots A_{13}$  and  $A_{14} \dots A_{16}$  for addressing blocks and for decoding rows.)


## 2,5P

G1. We need an 8bit port for receiving data, and two control lines: the STB and ACK. Because these are different directions (STB out, ack in) I will use separate ports for them, although we could use the same port, with different pins configured differently. For the correct communication we realize that we should use latches for output ports and three-state buffers for input ports. PORTA will be the data port, PORTB will be for choice, and PORTC for acknowledge. We should make that in case of ATmega64 the ports have internally their registers (in fact, every pin has its D flip-flop) so we do not need latches for output ports and three state buffers for input ports, as these effects are done automatically by the structure of the port of an ATmega64. The schematic will be there (next page)




→ This is the schematic of a port, we can see that we have flipflops for  $PORTx$ ,  $DDRx$  and have a three state buffer for the  $PINx$ , so we do not need to explicitly introduce these into the design (as it would be the case when using POP6.)





The flowchart is the following:



when the printer is busy we poll (wait for the acknowledge to be low i.e. - data was read, and now data can come.) We send the data, and activate strobe signal. We wait for some time so that strobe is latched by printer (we know that it is not busy, so it should be a little amount). Next we deassert strobe, and ~~was~~ move to the next character. If no next character, we are done. If there is a next character, read again status of the printer and loop.

The assembly language program will be like:

```

ldi r16, 0xFF
out DDRA, r16 // A port as output
out DDRB, r16 // B port as output
ldi r16, 0x00
out DDPC, r16 // port C as input.

ldi r17, high(2* string address) // load into x
ldi r18, low(2* string address) // the address of the
// string to be
// with
// load to r17 the
// number of characters.

ldi r17, charcount // load to r17 the
// number of characters.

// now the procedure itself
in r18, PINC // read Port pin C
sbc r18, 7 // setp if bit 7 is cleared i.e.
rjmp poll ACK active.

```

// now pointer ready, send data

ld r20, X // load from memory the character.

OUT PORTA, r20 // send character.

ldi r18, 0x00

OUT PORTB, r18 // out ~~the~~ strobe active or low

ldi r19, 0xFF

delay:

dec r19

~~br~~ cpi r19, 0

brne delay

} delay loop

ldi r18, 0x70

OUT PORTB, r18

} deassert strobe.

ADDI x1, 0x01

~~AD~~ ~~ldi~~ r18, 0

ADC xh, r18

} Move to next address

DEC r17 // decrement character count

cpi r17, 0



brne poll // if not zero, poll again

ret - if it was zero, return.

1.5

(the 16bit timer!)

G2 The AVR Timer has a function called input capture. In this case the contents of the register  $TCCNT_n$  will be saved in  $ICR_n$  whenever an input capture interrupt is requested. This is used for measuring frequencies, periods or other analog characteristics of a signal. It is used in conjunction with the analog comparator. The following is the operation:



The analog comparator compares the signals that are set by the ACBF and ACME signals. (AIN0 can be external or Bandgap, AIN1 can be external or AD0-7). If the ACIC is set in the ACSR register (Analog comparator timer capture interrupt enable), on a match (ACO) a timer capture interrupt is requested. This is the interrupt of the timer (16 bit timer) that can be validated in TIMSK register. When the interrupt is requested, the value of TCNT register is put into the ICR register and ISR is called. From the ~~structure~~ <sup>interrupt service routine</sup> we can read the value and use it for some purpose.

Ex: measuring frequency or even measuring capacity of a condenser:  
 ex: measuring capacity of condenser:

1. configure timer and comparator.
2. let PB3 be output and write 0 to it to discharge the condenser
3. let PB3 be input (just like PB2)
4. start timer
5. On the ISR:

- read ICR1
- convert to seconds
- calculate capacity using the characteristic equations of an RC low pass

