

# CONTENTS

<b>1. INTRODUCTION.....</b>	<b>1</b>
1.1 I/O SYSTEMS .....	1
1.2 I/O SYSTEM STRUCTURE .....	2
1.3 I/O MODULES.....	3
1.3.1 I/O Module Function .....	3
1.3.2 I/O Module Structure .....	4
1.4 CHAPTER SUMMARY.....	5
1.5 CONCEPTS AND KNOWLEDGE.....	5
REFERENCES.....	6
EXERCISES .....	6
<b>2. METHODS FOR I/O OPERATIONS.....</b>	<b>7</b>
2.1 PROGRAMMED I/O .....	7
2.1.1 Principle of Programmed I/O.....	7
2.1.2 Device Addressing.....	7
2.1.3 I/O Instructions .....	9
2.1.4 Example: Programming Interface for a Keyboard .....	10
2.1.5 Disadvantage of Programmed I/O .....	12
2.2 INTERRUPT-DRIVEN I/O .....	12
2.2.1 Principle of Interrupt-Driven I/O .....	12
2.2.2 Multiple Interrupt Systems.....	14
2.2.3 Priority Interrupt Systems.....	15
2.2.3.1 <i>Parallel Priority Interrupts</i> .....	15
2.2.3.2 <i>Daisy-Chain Priority Interrupts</i> .....	17
2.2.4 Interrupt Service Routines .....	19
2.3 DIRECT MEMORY ACCESS .....	20
2.3.1 Principle of I/O through Direct Memory Access .....	20
2.3.2 Execution of DMA Transfers .....	21
2.3.3 Configurations of Systems Using DMA Transfers .....	23
2.4 I/O PROCESSORS .....	24
2.4.1 Principle of I/O through I/O Processors.....	24
2.4.2 I/O Program Execution .....	25
2.4.3 Intel I/O Processors .....	26
2.5 CHAPTER SUMMARY.....	29
2.6 CONCEPTS AND KNOWLEDGE.....	29
REFERENCES.....	30
EXERCISES .....	31

<b>3. COMPUTER BUSES .....</b>	<b>32</b>
3.1 INTRODUCTION.....	32
3.2 ELECTRICAL CONSIDERATIONS.....	33
3.2.1 Transmission Lines .....	33
3.2.2 Signal Reflections.....	34
3.2.3 Bus Terminations .....	35
3.3 DATA TRANSFER SYNCHRONIZATION .....	37
3.3.1 Synchronous Buses .....	37
3.3.2 Asynchronous Buses .....	39
3.4 PARALLEL AND SERIAL BUSES .....	42
3.5 BUS ARBITRATION.....	43
3.5.1 Centralized Bus Arbitration .....	43
3.5.2 Decentralized Bus Arbitration .....	46
3.6 LOCAL BUSES.....	47
3.7 PCI BUS.....	48
3.7.1 PCI Bus Overview .....	48
3.7.2 PCI Bus Operation .....	51
3.7.2.1 PCI Bus Features.....	51
3.7.2.2 PCI Bus Arbitration .....	52
3.7.2.3 PCI Bus Transactions .....	52
3.7.2.4 PCI Bus Interrupts .....	53
3.7.3 PCI-X Bus .....	54
3.8 PCI EXPRESS BUS.....	55
3.8.1 PCI Express Bus Overview .....	55
3.8.2 PCI Express Bus Architecture .....	57
3.8.2.1 PCI Express Bus Link .....	57
3.8.2.2 PCI Express Bus Topology.....	58
3.8.2.3 PCI Express Bus Architecture Layers.....	60
3.8.2.4 PCI Express Bus Transactions .....	62
3.8.2.5 PCI Express Bus Interrupts.....	62
3.8.3 Versions of the PCI Express Bus Standard .....	63
3.9 I <sup>2</sup> C BUS .....	64
3.9.1 I <sup>2</sup> C Bus Overview .....	64
3.9.2 Data Transfers.....	65
3.9.3 I <sup>2</sup> C Bus Arbitration .....	67
3.9.4 I <sup>2</sup> C Bus Versions .....	67
3.10 SPI BUS .....	68
3.10.1 SPI Bus Overview .....	68
3.10.2 SPI Bus Signals .....	69
3.10.3 Data Transfers.....	71
3.10.4 Clock Polarity and Phase.....	71
3.10.5 Comparison to I <sup>2</sup> C Bus .....	73
3.11 UNIVERSAL SERIAL BUS.....	73

3.11.1 Universal Serial Bus Overview .....	73
3.11.2 Universal Serial Bus Topology.....	74
3.11.3 Universal Serial Bus Versions.....	76
3.11.4 Cables and Connectors .....	78
3.11.5 Universal Serial Bus Transfer Types .....	83
3.12 VME BUS .....	83
3.12.1 VME Bus Overview.....	83
3.12.2 Parallel VME Bus Variants.....	86
3.12.2.1 <i>Original VME Bus</i> .....	86
3.12.2.2 <i>VME64 Bus</i> .....	87
3.12.2.3 <i>VME64x Bus</i> .....	87
3.12.2.4 <i>VME320 Bus</i> .....	87
3.12.3 VXS Bus .....	88
3.12.4 VPX Bus .....	89
3.13 CHAPTER SUMMARY.....	91
3.14 CONCEPTS AND KNOWLEDGE.....	93
REFERENCES.....	94
EXERCISES .....	96
<b>4. EXPANSION MODULES FOR EMBEDDED SYSTEMS .....</b>	<b>98</b>
4.1 REQUIREMENTS FOR EMBEDDED SYSTEMS .....	98
4.2 EXPANSION MODULES BASED ON THE VME BUS .....	99
4.2.1 VME Modules .....	99
4.2.2 VXS Modules.....	101
4.2.3 VPX Modules.....	104
4.2.4 OPENVPX.....	106
4.3 COMPACTPCI MODULES .....	109
4.3.1 CompactPCI Overview .....	109
4.3.2 CompactPCI Extensions .....	112
4.3.2.1 <i>Hot Swap</i> .....	112
4.3.2.2 <i>Computer Telephony</i> .....	113
4.3.2.3 <i>Ethernet Connectivity</i> .....	113
4.3.2.4 <i>PCI eXtensions for Instrumentation</i> .....	113
4.3.2.5 <i>CompactPCI Express</i> .....	115
4.3.2.6 <i>CompactPCI PlusIO</i> .....	117
4.3.2.7 <i>CompactPCI Serial</i> .....	119
4.4 MEZZANINE MODULES .....	122
4.4.1 Introduction .....	122
4.4.2 Previous Mezzanine Modules.....	123
4.4.3 Switched Mezzanine Card.....	125
4.4.4 FPGA Mezzanine Card.....	127
4.5 COM EXPRESS MODULES .....	132
4.5.1 COM Express Overview.....	132
4.5.2 Type 10 COM Express Modules .....	134

4.5.3 Type 6 COM Express Modules .....	136
4.5.4 Type 7 COM Express Modules .....	137
4.6 CHAPTER SUMMARY.....	139
4.7 CONCEPTS AND KNOWLEDGE.....	141
REFERENCES.....	142
EXERCISES .....	144
<b>5. COMPUTER DISPLAYS .....</b>	<b>146</b>
5.1 CATHODE RAY TUBE DISPLAYS.....	146
5.2 LIQUID CRYSTAL DISPLAYS .....	150
5.2.1 Liquid Crystals.....	150
5.2.2 Twisted Nematic Technology.....	153
5.2.2.1 <i>Principle of Operation</i> .....	153
5.2.2.2 <i>Twisted Nematic Liquid Crystal Display Structure</i> .....	157
5.2.2.3 <i>Improved Twisted Nematic Technologies</i> .....	158
5.2.3 Addressing Techniques .....	161
5.2.3.1 <i>Direct and Multiplexed Addressing</i> .....	161
5.2.3.2 <i>Passive-Matrix Displays</i> .....	162
5.2.3.3 <i>Active-Matrix Displays</i> .....	163
5.2.3.4 <i>Defective Pixels</i> .....	168
5.2.4 Backlighting Types .....	171
5.2.5 Liquid Crystal Display Parameters .....	174
5.2.5.1 <i>Response Time</i> .....	175
5.2.5.2 <i>Contrast Ratio</i> .....	179
5.2.5.3 <i>Color Depth</i> .....	182
5.2.5.4 <i>Color Gamut</i> .....	183
5.2.5.5 <i>Viewing Angle</i> .....	191
5.2.6 Vertical Alignment Technology.....	192
5.2.6.1 <i>Principle of Vertical Alignment Technology</i> .....	192
5.2.6.2 <i>Multi-Domain Vertical Alignment Technology</i> .....	193
5.2.6.3 <i>Advanced Multi-Domain Vertical Alignment Technology</i> .....	196
5.2.6.4 <i>Patterned Vertical Alignment Technology</i> .....	198
5.2.7 In-Plane Switching Technology .....	201
5.2.7.1 <i>Principle of In-Plane Switching Technology</i> .....	201
5.2.7.2 <i>Super In-Plane Switching Technology</i> .....	204
5.2.7.3 <i>Horizontal In-Plane Switching Technology</i> .....	206
5.2.7.4 <i>Advanced High-Performance In-Plane Switching Technology</i> .....	207
5.2.7.5 <i>Plane to Line Switching Technology</i> .....	208
5.3 PLASMA DISPLAY PANELS .....	209
5.4 FIELD EMISSION DISPLAYS .....	212
5.5 ORGANIC LIGHT EMITTING DIODE DISPLAYS .....	213
5.5.1 Organic Light Emitting Diodes .....	213
5.5.2 Organic Light Emitting Diode Types.....	214
5.5.2.1 <i>Small-Molecule and Polymer Organic Light Emitting Diodes</i> .....	214

<i>5.5.2.2 Fluorescent and Phosphorescent Organic Light Emitting Diodes .....</i>	216
5.5.3 Organic Light Emitting Diode Structure and Operation.....	221
5.5.4 Organic Light Emitting Diode Display Structure.....	223
5.5.5 Passive-Matrix Organic Light Emitting Diode Displays .....	225
5.5.6 Active-Matrix Organic Light Emitting Diode Displays .....	226
5.5.7 Color Generation Techniques .....	229
5.5.8 Manufacturing Technologies .....	232
<i>5.5.8.1 Vacuum Thermal Evaporation .....</i>	233
<i>5.5.8.2 Organic Vapor Phase Deposition .....</i>	234
<i>5.5.8.3 Color Patterning with Shadow Masks.....</i>	235
<i>5.5.8.4 Laser-Based Color Patterning .....</i>	236
<i>5.5.8.5 Spin Coating .....</i>	237
<i>5.5.8.6 Inkjet Printing.....</i>	238
<i>5.5.8.7 Organic Vapor Jet Printing.....</i>	240
5.5.9 Transparent Organic Light Emitting Diode Displays .....	241
5.5.10 Flexible Organic Light Emitting Diode Displays.....	244
5.5.11 Sub-Pixel Layouts for Organic Light Emitting Diode Displays .....	247
5.5.12 Advantages and Disadvantages of OLED Displays .....	250
5.6 ELECTRONIC PAPER DISPLAYS.....	253
5.6.1 Introduction .....	253
5.6.2 Electronic Paper Display Technologies .....	255
<i>5.6.2.1 Electrophoretic Technology .....</i>	255
<i>5.6.2.2 Electrowetting Technology .....</i>	260
<i>5.6.2.3 Interferometric Modulator Technology .....</i>	263
5.6.3 Color Technologies .....	268
<i>5.6.3.1 Color Electrophoretic Technologies.....</i>	268
<i>5.6.3.2 Color Electrowetting Technologies .....</i>	272
<i>5.6.3.3 Color Interferometric Modulator Technology .....</i>	273
5.6.4 Applications of Electronic Paper Displays.....	275
5.7 QUANTUM DOT DISPLAYS .....	283
5.7.1 Quantum Dots .....	283
5.7.2 Quantum Dot Technologies Used in LCD Panels .....	286
5.7.3 Quantum Dot on OLED Technology .....	289
5.7.4 Quantum Dot on MicroLED Technology .....	290
5.7.5 Quantum Dot Electro-Luminescent Technology.....	292
5.8 CHAPTER SUMMARY.....	293
5.9 CONCEPTS AND KNOWLEDGE.....	303
REFERENCES.....	305
EXERCISES .....	311
<b>6. GRAPHICS ADAPTERS .....</b>	<b>315</b>
6.1 STRUCTURE OF A GRAPHICS ADAPTER .....	315
6.2 GRAPHICS MEMORY .....	318
6.2.1 Types of Graphics Memories .....	318

6.2.2 Graphics Double Data Rate 6 Memory .....	319
6.2.3 High Bandwidth Memory.....	322
6.3 GRAPHICS PIPELINE.....	324
6.3.1 Application Stage .....	324
6.3.2 Geometry Processing Stage .....	326
6.3.2.1 <i>Model Transform</i> .....	326
6.3.2.2 <i>View Transform</i> .....	328
6.3.2.3 <i>Lighting</i> .....	328
6.3.2.4 <i>Projection</i> .....	330
6.3.2.5 <i>Clipping</i> .....	330
6.3.2.6 <i>Screen Mapping</i> .....	331
6.3.2.7 <i>Optional Geometry Processing Stages</i> .....	332
6.3.3 Rasterization Stage .....	333
6.3.3.1 <i>Triangle Setup</i> .....	333
6.3.3.2 <i>Triangle Traversal</i> .....	334
6.3.4 Pixel Processing Stage.....	335
6.3.4.1 <i>Pixel Shading</i> .....	335
6.3.4.2 <i>Output Merging</i> .....	339
6.4 GRAPHICS PROCESSING UNIT .....	341
6.4.1 Overview.....	341
6.4.2 Graphics Library Specifications.....	345
6.4.2.1 <i>Microsoft DirectX</i> .....	345
6.4.2.2 <i>Open Graphics Library</i> .....	348
6.4.2.3 <i>Vulkan</i> .....	350
6.4.3 The 2D Graphics Engine .....	353
6.4.4 The 3D Graphics Engine .....	354
6.4.4.1 <i>Graphics Processing Unit Pipeline</i> .....	354
6.4.4.2 <i>Data-Parallel Architecture</i> .....	358
6.4.4.3 <i>Unified Shader Architecture</i> .....	362
6.4.4.4 <i>Memory Architecture</i> .....	364
6.4.5 General-Purpose Computing on Graphics Processing Units.....	366
6.4.5.1 <i>Overview</i> .....	366
6.4.5.2 <i>Compute Unified Device Architecture</i> .....	371
6.4.5.3 <i>Open Computing Language</i> .....	375
6.4.6 NVIDIA Turing TU102 GPU .....	380
6.4.6.1 <i>Overview</i> .....	380
6.4.6.2 <i>Streaming Multiprocessor</i> .....	381
6.4.6.3 <i>GPU Chip Organization</i> .....	382
6.4.6.4 <i>Tensor Cores</i> .....	385
6.4.6.5 <i>Ray Tracing Cores</i> .....	388
6.4.7 Intel Gen11 Processor Graphics.....	393
6.4.7.1 <i>Overview</i> .....	393
6.4.7.2 <i>Intel System-on-Chip Architecture</i> .....	394

<i>6.4.7.3 Intel Gen11 Processor Graphics Architecture</i> .....	395
<i>6.4.7.4 Subslice Architecture</i> .....	397
<b>6.5 DISPLAY INTERFACE .....</b>	<b>398</b>
<i>6.5.1 High-Definition Multimedia Interface</i> .....	398
<i>6.5.1.1 Overview</i> .....	398
<i>6.5.1.2 TMDS Link and Data Encoding</i> .....	401
<i>6.5.1.3 Display Data Channel</i> .....	404
<i>6.5.1.4 Consumer Electronics Control</i> .....	405
<i>6.5.1.5 HDMI Ethernet and Audio Return Channel</i> .....	408
<i>6.5.1.6 Video Formats</i> .....	411
<i>6.5.1.7 Audio Formats</i> .....	413
<i>6.5.1.8 HDMI Versions</i> .....	414
<i>6.5.1.9 Connectors and Cables</i> .....	416
<i>6.5.2 DisplayPort Interface</i> .....	418
<i>6.5.2.1 Overview</i> .....	418
<i>6.5.2.2 Main Link</i> .....	421
<i>6.5.2.3 Auxiliary Channel</i> .....	424
<i>6.5.2.4 DisplayPort Versions</i> .....	426
<i>6.5.2.5 Dual-Mode DisplayPort</i> .....	427
<i>6.5.2.6 Connectors and Cables</i> .....	428
<i>6.5.2.7 Embedded DisplayPort</i> .....	430
<b>6.6 CHAPTER SUMMARY.....</b>	<b>433</b>
<b>6.7 CONCEPTS AND KNOWLEDGE.....</b>	<b>438</b>
<b>REFERENCES.....</b>	<b>440</b>
<b>EXERCISES .....</b>	<b>445</b>
<b>7. OPTICAL DISCS .....</b>	<b>449</b>
<b>7.1 OPTICAL DISC CLASSIFICATION .....</b>	<b>449</b>
<b>7.2 COMPACT DISC .....</b>	<b>452</b>
<i>7.2.1 Short History of Compact Disc</i> .....	452
<i>7.2.2 Compact Disc Physical Medium</i> .....	455
<i>7.2.3 Compact Disc Data Organization and Encoding</i> .....	456
<i>7.2.3.1 Data Recording and Encoding</i> .....	456
<i>7.2.3.2 First Level of Error Correction</i> .....	459
<i>7.2.3.3 Sector Format</i> .....	459
<i>7.2.3.4 Second Level of Error Correction</i> .....	461
<i>7.2.3.5 Sub-Channels</i> .....	462
<i>7.2.3.6 Compact Disc Organization</i> .....	462
<i>7.2.4 Optical Read Assembly</i> .....	463
<i>7.2.5 Compact Disc Types</i> .....	466
<i>7.2.5.1 Compact Disc-Digital Audio</i> .....	466
<i>7.2.5.2 Compact Disc-Digital Audio Variants</i> .....	466
<i>7.2.5.3 Compact Disc Digital Video</i> .....	468
<i>7.2.5.4 Compact Disc Super Video</i> .....	468

7.2.5.5 <i>Super Audio Compact Disc</i> .....	469
7.2.5.6 <i>Compact Disc-Recordable</i> .....	472
7.2.5.7 <i>Compact Disc-Read/Write</i> .....	475
7.3 DVD .....	477
7.3.1 Overview.....	477
7.3.2 DVD-Video .....	480
7.3.3 DVD-Read/Only Memory.....	482
7.3.4 DVD-Recordable .....	483
7.3.5 DVD+Recordable.....	485
7.3.6 DVD-Read/Write .....	488
7.3.7 DVD+ReWritable.....	489
7.4 BLU-RAY DISC .....	491
7.4.1 Overview.....	491
7.4.2 Blu-ray Disc Physical Format.....	495
7.4.2.1 <i>Optical Aberrations and Tolerances</i> .....	495
7.4.2.2 <i>Modulation and Error Correction</i> .....	496
7.4.2.3 <i>Groove System</i> .....	497
7.4.2.4 <i>Dual-Layer Discs</i> .....	500
7.4.3 Blu-ray Disc Recordable and Rewritable.....	500
7.4.3.1 <i>Single-Layer and Dual-Layer Physical Formats</i> .....	500
7.4.3.2 <i>Triple-Layer and Quadruple-Layer Physical Formats</i> .....	501
7.4.3.3 <i>Audio Visual Logical Formats</i> .....	504
7.4.4 Blu-ray Disc-Read/Only Memory .....	507
7.4.4.1 <i>Blu-ray Disc-Read/Only Memory Physical Format</i> .....	507
7.4.4.2 <i>Ultra HD Blu-ray Physical Format</i> .....	507
7.4.4.3 <i>Audio Visual Logical Format</i> .....	509
7.5 CHAPTER SUMMARY .....	517
7.6 CONCEPTS AND KNOWLEDGE.....	525
REFERENCES.....	526
EXERCISES .....	529
ABBREVIATIONS AND ACRONYMS.....	531
INDEX .....	543