



Aplicatii


**Conectarea CNA/CAN la sisteme cu
Microprocesor**



Data transfer by simple I/O.





(a)



(b)

Strobe I/O—(a) polling, (b) interrupt.



Handshake I/O—(a) input operation, (b) output operation.

ADConverter - AD 574A




FIGURE 2. Unipolar Configuration.





FIGURE 3. Bipolar Configuration.

PIN CONFIGURATION



CE	$\overline{\text{CS}}$	R/ $\overline{\text{C}}$	12/ $\overline{8}$	A ₀	OPERATION
0	X	X	X	X	None
X	1	X	X	X	None
↑	0	0	X	0	Initiate 12-bit conversion
↑	0	0	X	1	Initiate 8-bit conversion
1	↓	0	X	0	Initiate 12-bit conversion
1	↓	0	X	1	Initiate 8-bit conversion
1	0	↓	X	0	Initiate 12-bit conversion
1	0	↓	X	1	Initiate 8-bit conversion
1	0	1	1	X	Enable 12-bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros

TABLE III. Control Input Truth Table.




FIGURE 8. 12-Bit Data Format for 8-Bit Systems.

PIN DESIGNATION	DEFINITION	FUNCTION
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
$\overline{\text{CS}}$ (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
$\text{R}/\overline{\text{C}}$ (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be low ("0") to initiate either 8- or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
A_0 (Pin 4)	Byte Address Short Cycle	In the start-convert mode, A_0 selects 8-bit ($\text{A}_0 = "1"$) or 12-bit ($\text{A}_0 = "0"$) conversion mode. When reading output data in two 8-bit bytes, $\text{A}_0 = "0"$ accesses 8 MSBs (high byte) and $\text{A}_0 = "1"$ accesses 4 LSBs and trailing "0s" (low byte).
$12/\overline{8}$ (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, $12/\overline{8} = "1"$ enables all 12 output bits simultaneously. $12/\overline{8} = "0"$ will enable the MSBs or LSBs as determined by the A_0 line.

TABLE II. ADC574A Control Line Functions.

CONVERSION TIME ⁽⁴⁾							
8-Bit Cycle	10	13	17	*	*	*	μs
12-Bit Cycle	15	20	25	*	•	•	μs

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
t_{HRL}	Low $\text{R}/\overline{\text{C}}$ Pulse Width	50			ns
t_{DS}	STS Delay from $\text{R}/\overline{\text{C}}$			200	ns
t_{HDR}	Data Valid After $\text{R}/\overline{\text{C}}$ Low	25			ns
t_{HS}	STS Delay After Data Valid	300	400	1000	ns
t_{HRH}	High $\text{R}/\overline{\text{C}}$ Pulse Width	150			ns
t_{DDR}	Data Access Time			150	ns

TABLE IV. Stand-Alone Mode Timing.




FIGURE 4. $R/\bar{C}$ Pulse Low—Outputs Enabled After Conversion.






FIGURE 5. $R/\overline{C}$ Pulse High—Outputs Enabled Only While $R/\overline{C}$ Is High.

1. Stand-alone configuration




'LS374, 'S374

Positive-Edge-Triggered Flip-Flops

'LS374, 'S374
(each latch)

INPUTS			OUTPUT Q
OC	CLK	D	
L	↑	H	H
L	↑	L	L
L	L	X	Q ₀
H	X	X	Z




SL74LS244

FUNCTION TABLE

Inputs		Outputs YA,YB
Enable A, Enable B	A,B	
L	L	L
L	H	H
H	X	Z


X=don't care

Z = high impedance




Simplified 8086 Write Bus Cycle

2. Direct connection



Start conv. CS=0; A0=0; R/C=0; CE=L-H
Citire conv. CS=0; A0=0; CE=1; R/C=1






FIGURE 6. Conversion Cycle Timing.






FIGURE 7. Read Cycle Timing.



Simplified 8086 Write Bus Cycle



3. Interrupt driven data acquisition.

5. Modificati schema astfel ca achizitia esantioanelor sa se faca prin DMA.

Scriti secventele de program care stau la baza functionarii schemei (programare DMAC, generare start conversie, ...)