BARUCH, ZOLTAN FRANCISC
STRUCTURE OF COMPUTER SYSTEMS
U. T. PRES, Cluj-Napoca, 2002, ISBN 973-8335-44-2 (416 pages)
TABLE OF CONTENTS
HTML
SSCE-Contents.pdf
Chapter 1. INTRODUCTION
-
Benchmark Programs
SSCE-Benchmark.pdf
-
Problems
SSCE-Ch1-Problems.pdf
Chapter 2. DESIGN REPRESENTATION AND METHODOLOGY
-
VHDL Hardware Description Language
SSCE-VHDL.pdf
Chapter 3. ARITHMETIC-LOGIC UNIT
-
Shift-and-Add Multiplication
SSCE-Shift-Mult.pdf
-
Restoring Division and Nonrestoring Division
SSCE-Basic-Division.pdf
-
Floating-Point Number Representation
SSCE-FP-Repres.pdf
-
Problems
SSCE-Ch3-Problems.pdf
Chapter 4. MEMORY SYSTEMS
-
SDRAM Technology
SSCE-SDRAM.pdf
-
DDR SDRAM Technology
SSCE-DDR-SDRAM.pdf
-
IRAM Technology
SSCE-IRAM.pdf
-
Cache Memory Coherence
SSCE-Cache-Coherence.pdf
-
Memory Management in the Intel Architecture
SSCE-Intel-Memory.pdf
-
Problems
SSCE-Ch4-Problems.pdf
Chapter 5. PIPELINING
-
Branch Prediction
SSCE-Branch-Prediction.pdf
-
The Intel Architecture Processors Pipeline
SSCE-Intel-Pipeline.pdf
-
Explicitly Parallel Instruction Computing
SSCE-EPIC.pdf
-
Problems
SSCE-Ch5-Problems.pdf
Chapter 6. RISC ARCHITECTURES
-
SPARC Architecture
SSCE-SPARC.pdf
BIBLIOGRAPHY
SSCE-Bibliogr.pdf
INDEX
SSCE-Index.pdf